{"id":"https://openalex.org/W4296871940","doi":"https://doi.org/10.1109/tvlsi.2022.3201946","title":"PPOM: An Effective Post-Global Placement Optimization Methodology for Better Wirelength and Routability","display_name":"PPOM: An Effective Post-Global Placement Optimization Methodology for Better Wirelength and Routability","publication_year":2022,"publication_date":"2022-09-23","ids":{"openalex":"https://openalex.org/W4296871940","doi":"https://doi.org/10.1109/tvlsi.2022.3201946"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3201946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3201946","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091146878","display_name":"Jai-Ming Lin","orcid":"https://orcid.org/0000-0001-8637-2144"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jai-Ming Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049305244","display_name":"Liang-Chi Zane","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liang-Chi Zane","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080132321","display_name":"Min-Chia Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Chia Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007604847","display_name":"Yung-Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chen Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009433792","display_name":"Che-Li Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Che-Li Lin","raw_affiliation_strings":["Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067900594","display_name":"Chen-Fa Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Fa Tsai","raw_affiliation_strings":["Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Physical Design Service, Global Unichip Corporation, Tainan, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5091146878"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.2745,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52991831,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"30","issue":"11","first_page":"1783","last_page":"1793"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6463496685028076},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6355820894241333},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4804620146751404},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.46429213881492615},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.45990726351737976},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4474768042564392},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.41742339730262756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39785343408584595},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3815908432006836},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.27485233545303345},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.24095702171325684},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21692153811454773},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1944289207458496}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6463496685028076},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6355820894241333},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4804620146751404},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.46429213881492615},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.45990726351737976},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4474768042564392},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.41742339730262756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39785343408584595},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3815908432006836},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.27485233545303345},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.24095702171325684},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21692153811454773},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1944289207458496},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3201946","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3201946","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2031974129","https://openalex.org/W2032264883","https://openalex.org/W2090317622","https://openalex.org/W2096970935","https://openalex.org/W2097452558","https://openalex.org/W2135371120","https://openalex.org/W2156954556","https://openalex.org/W2167190617","https://openalex.org/W2407716185","https://openalex.org/W2624122313","https://openalex.org/W2884307971","https://openalex.org/W2945284777","https://openalex.org/W4200509266","https://openalex.org/W4200557822","https://openalex.org/W4234143391","https://openalex.org/W4234749407"],"related_works":["https://openalex.org/W1571681534","https://openalex.org/W1989674257","https://openalex.org/W2135858590","https://openalex.org/W1974474301","https://openalex.org/W2155675690","https://openalex.org/W1980984060","https://openalex.org/W4205718258","https://openalex.org/W1572503481","https://openalex.org/W2059364457","https://openalex.org/W2353466952"],"abstract_inverted_index":{"Even":[0],"though":[1],"routability":[2,48,121,175],"is":[3,111],"of":[4,126,151,160],"great":[5],"concern":[6],"to":[7,19,38,59,62,93,97,101,113,119,136,147,154,181],"a":[8,16,29,90,117,144],"recent":[9],"global":[10,43],"placement":[11],"algorithm,":[12],"there":[13],"still":[14],"exists":[15],"large":[17],"room":[18],"improve":[20,120],"it.":[21],"To":[22,128],"make":[23],"legalization":[24],"more":[25],"easier":[26],"and":[27,47,158,173],"get":[28],"better":[30,60,85,174],"placement,":[31,44],"this":[32],"article":[33],"proposes":[34],"an":[35],"iterative":[36],"approach":[37,69,110],"refine":[39],"cell":[40],"locations":[41,61,125],"after":[42],"where":[45],"wirelength":[46,73,172],"are":[49],"separately":[50],"optimized":[51],"in":[52,176],"each":[53],"iteration.":[54],"It":[55],"first":[56],"moves":[57],"cells":[58,95],"reduce":[63,102],"wirelength.":[64,105],"Unlike":[65],"previous":[66,80],"approaches,":[67],"our":[68,167],"guarantees":[70],"that":[71,78,130,166],"no":[72],"will":[74,133],"be":[75,84,134],"increased":[76],"so":[77],"the":[79,103,107,137],"optimization":[81],"result":[82],"can":[83,169],"maintained.":[86],"Moreover,":[87],"we":[88,142],"propose":[89,143],"delicate":[91],"procedure":[92],"move":[94],"according":[96,153],"their":[98,155],"gain":[99],"values":[100],"largest":[104],"Next,":[106],"whitespace":[108,115],"re-allocation":[109],"applied":[112],"redistribute":[114],"over":[116],"chip":[118],"without":[122],"changing":[123],"relative":[124],"cells.":[127],"ensure":[129],"enough":[131],"space":[132],"allocated":[135],"most":[138],"routing":[139,149,156],"congestion":[140],"regions,":[141],"sigmoid":[145],"function":[146],"increase":[148],"demands":[150],"regions":[152],"overflows":[157],"number":[159],"pins.":[161],"The":[162],"experimental":[163],"results":[164],"show":[165],"methodology":[168],"obtain":[170],"shorter":[171],"industrial":[177],"designs":[178],"when":[179],"compared":[180],"other":[182],"approach.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}