{"id":"https://openalex.org/W4292387358","doi":"https://doi.org/10.1109/tvlsi.2022.3198523","title":"Functional Test Sequences as a Source for Partially Functional Launch-on-Shift Tests","display_name":"Functional Test Sequences as a Source for Partially Functional Launch-on-Shift Tests","publication_year":2022,"publication_date":"2022-08-19","ids":{"openalex":"https://openalex.org/W4292387358","doi":"https://doi.org/10.1109/tvlsi.2022.3198523"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3198523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3198523","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.2271,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48538991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"30","issue":"11","first_page":"1803","last_page":"1807"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7263797521591187},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.6966532468795776},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6931560039520264},{"id":"https://openalex.org/keywords/functional-design","display_name":"Functional design","score":0.4910907745361328},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.48298612236976624},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.48080363869667053},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.46058765053749084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44234007596969604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4135493040084839},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3648328185081482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3210172951221466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0941057801246643}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7263797521591187},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.6966532468795776},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6931560039520264},{"id":"https://openalex.org/C64346931","wikidata":"https://www.wikidata.org/wiki/Q4519148","display_name":"Functional design","level":2,"score":0.4910907745361328},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.48298612236976624},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.48080363869667053},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.46058765053749084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44234007596969604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4135493040084839},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3648328185081482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3210172951221466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0941057801246643},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3198523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3198523","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2021253405","https://openalex.org/W2913077774","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1991935474","https://openalex.org/W3038280805","https://openalex.org/W4292387358"],"abstract_inverted_index":{"Scan-based":[0,23],"tests":[1,24,60,73,101,109],"were":[2],"shown":[3],"to":[4,15,44],"create":[5],"nonfunctional":[6,33],"operation":[7,34],"conditions":[8,35],"that":[9,25,52,74,92,114],"can":[10],"cause":[11],"a":[12,20,90],"fault-free":[13],"circuit":[14],"exhibit":[16],"the":[17,53,65,78,83,111,133],"appearance":[18],"of":[19,57,69,120],"delay":[21],"fault.":[22],"are":[26,42,75],"extracted":[27,76],"from":[28,77,103],"functional":[29,38,46,58,70,95,104,116,121],"test":[30,105],"sequences":[31],"avoid":[32],"during":[36],"their":[37,115],"capture":[39,117],"cycles":[40,118],"and":[41,97,139],"referred":[43],"as":[45],"scan-based":[47],"tests.":[48,123],"This":[49],"brief":[50,88],"observes":[51],"stuck-at":[54,138],"fault":[55,67,84,134],"coverage":[56,68,85,135],"single-cycle":[59,122],"is":[61],"significantly":[62],"higher":[63],"than":[64],"transition":[66,140],"launch-on-capture":[71],"(LOC)":[72],"same":[79],"sequences.":[80,106],"To":[81],"bridge":[82],"gap,":[86],"this":[87],"describes":[89],"procedure":[91],"extracts":[93],"both":[94],"LOC":[96],"close-to-functional":[98],"launch-on-shift":[99],"(LOS)":[100],"together":[102],"The":[107],"LOS":[108],"have":[110],"unique":[112],"property":[113],"consist":[119],"Experimental":[124],"results":[125],"for":[126],"benchmark":[127],"circuits":[128],"show":[129],"significant":[130],"reductions":[131],"in":[132],"gap":[136],"between":[137],"faults.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}