{"id":"https://openalex.org/W4293173892","doi":"https://doi.org/10.1109/tvlsi.2022.3197229","title":"Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity","display_name":"Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity","publication_year":2022,"publication_date":"2022-08-25","ids":{"openalex":"https://openalex.org/W4293173892","doi":"https://doi.org/10.1109/tvlsi.2022.3197229"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3197229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3197229","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100332681","display_name":"Zhen Li","orcid":"https://orcid.org/0000-0003-3994-9304"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Li","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3994-9304","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112542413","display_name":"Su Zheng","orcid":"https://orcid.org/0000-0003-1159-1611"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Su Zheng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076716353","display_name":"Jide Zhang","orcid":"https://orcid.org/0009-0005-5195-8176"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jide Zhang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039146544","display_name":"Yao Lu","orcid":"https://orcid.org/0000-0003-1802-1654"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yao Lu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101497543","display_name":"Jingbo Gao","orcid":"https://orcid.org/0000-0003-0354-337X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingbo Gao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062927280","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0001-8742-687X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8742-687X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0579-3527","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.414,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.80167643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"30","issue":"12","first_page":"1813","last_page":"1826"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7712533473968506},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6007726788520813},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5573418736457825},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4937148988246918},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.44487518072128296},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4428722560405731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41401660442352295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41198021173477173},{"id":"https://openalex.org/keywords/mean-squared-error","display_name":"Mean squared error","score":0.4117533564567566},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.40250635147094727},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.32395005226135254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20120111107826233},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1414286494255066},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.11279428005218506}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7712533473968506},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6007726788520813},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5573418736457825},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4937148988246918},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.44487518072128296},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4428722560405731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41401660442352295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41198021173477173},{"id":"https://openalex.org/C139945424","wikidata":"https://www.wikidata.org/wiki/Q1940696","display_name":"Mean squared error","level":2,"score":0.4117533564567566},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.40250635147094727},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.32395005226135254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20120111107826233},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1414286494255066},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.11279428005218506},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3197229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3197229","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4292428466","display_name":null,"funder_award_id":"62174035","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6990557108","display_name":null,"funder_award_id":"61971143","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1486787620","https://openalex.org/W1686810756","https://openalex.org/W1836465849","https://openalex.org/W2054671629","https://openalex.org/W2106484393","https://openalex.org/W2110554333","https://openalex.org/W2112796928","https://openalex.org/W2124651102","https://openalex.org/W2163605009","https://openalex.org/W2171661253","https://openalex.org/W2323130283","https://openalex.org/W2469490737","https://openalex.org/W2497368240","https://openalex.org/W2517001613","https://openalex.org/W2533121491","https://openalex.org/W2535375934","https://openalex.org/W2560114385","https://openalex.org/W2612139336","https://openalex.org/W2614052397","https://openalex.org/W2749782473","https://openalex.org/W2761757071","https://openalex.org/W2769672439","https://openalex.org/W2773750423","https://openalex.org/W2786234252","https://openalex.org/W2791192181","https://openalex.org/W2801748224","https://openalex.org/W2871705258","https://openalex.org/W2899084402","https://openalex.org/W2914247084","https://openalex.org/W2945296148","https://openalex.org/W2962719505","https://openalex.org/W2963122961","https://openalex.org/W2963649377","https://openalex.org/W2980235527","https://openalex.org/W3013273771","https://openalex.org/W3035768610","https://openalex.org/W3083956483","https://openalex.org/W3092498068","https://openalex.org/W3102684668","https://openalex.org/W3111851043","https://openalex.org/W3118604775","https://openalex.org/W3118608800","https://openalex.org/W3141620748","https://openalex.org/W3206763996","https://openalex.org/W3213930560","https://openalex.org/W4246795461","https://openalex.org/W4249697915","https://openalex.org/W4312425599","https://openalex.org/W6637373629","https://openalex.org/W6638667902","https://openalex.org/W6677490153","https://openalex.org/W6684191040","https://openalex.org/W6720242923","https://openalex.org/W6787972765"],"related_works":["https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W4317402486","https://openalex.org/W3082309838","https://openalex.org/W2120552212","https://openalex.org/W2081051399","https://openalex.org/W2033037612","https://openalex.org/W1983783687"],"abstract_inverted_index":{"Approximate":[0],"computing":[1],"is":[2,49,176],"an":[3,37,79,148],"efficient":[4],"approach":[5],"to":[6,51,56,83,178,184,189,200],"reduce":[7,179],"the":[8,60,64,71,75,84,91,120,128,131,168,180,185,190,194],"design":[9,42],"complexity":[10],"for":[11],"error-resilient":[12],"applications.":[13],"Multipliers":[14],"are":[15,165],"key":[16],"arithmetic":[17],"units":[18],"in":[19,216],"many":[20],"applications,":[21,220],"such":[22],"as":[23],"deep":[24],"neural":[25],"networks":[26],"(DNNs)":[27],"and":[28,47,63,103,140,147,202,208,218],"digital":[29],"signal":[30],"processing":[31],"(DSP)":[32],"systems.":[33],"In":[34,167],"this":[35],"article,":[36],"open-source":[38],"adaptable":[39],"approximate":[40,54,80,192],"multiplier":[41,81,122],"driven":[43],"by":[44],"input":[45,97],"distribution":[46],"polarity":[48],"proposed":[50,68,109],"generate":[52,112],"optimized":[53],"multipliers":[55,114,196],"trade":[57],"off":[58],"between":[59],"application-level":[61,105,213],"performance":[62,106,214],"hardware":[65,101],"cost.":[66],"The":[67,108],"method":[69,110],"minimizes":[70],"average":[72],"square":[73,152],"of":[74,78,87,96,130,205],"absolute":[76],"error":[77],"according":[82],"probability":[85],"distributions":[86],"operands":[88],"extracted":[89],"from":[90],"target":[92],"application":[93],"with":[94,142,159,211],"consideration":[95],"polarity,":[98],"achieving":[99],"low":[100],"cost":[102],"negligible":[104,212],"loss.":[107],"can":[111,197],"unsigned":[113,145],"(or":[115,123],"signed":[116,163],"multipliers)":[117],"based":[118],"on":[119],"Braun":[121],"Baugh\u2013Wooley":[124],"multiplier).":[125],"To":[126],"demonstrate":[127],"effectiveness":[129],"method,":[132],"three":[133],"different-scale":[134],"quantized":[135],"DNNs,":[136],"including":[137],"LeNet,":[138],"AlexNet,":[139],"VGG16":[141,217],"8$\\times":[143],"$8":[144],"multiplication":[146],"adaptive":[149],"least":[150],"mean":[151],"(LMS)-based":[153],"finite":[154],"impulse":[155],"response":[156],"(FIR)":[157],"filter":[158],"16$\\times":[160],"$16":[161],"fixed-point":[162],"multiplication,":[164],"evaluated.":[166],"DNN":[169],"training":[170,174],"process,":[171],"a":[172],"noise":[173],"technique":[175],"adopted":[177],"accuracy":[181],"loss":[182,215],"due":[183],"approximation.":[186],"When":[187],"compared":[188],"state-of-the-art":[191],"multipliers,":[193],"generated":[195],"achieve":[198],"up":[199],"26.4%":[201],"27.1%":[203],"product":[204],"power,":[206],"delay,":[207],"area":[209],"gains":[210],"FIR":[219],"respectively.":[221]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}