{"id":"https://openalex.org/W4289535985","doi":"https://doi.org/10.1109/tvlsi.2022.3194256","title":"Energy-Efficient Encoding for High-Speed Serial Interfaces","display_name":"Energy-Efficient Encoding for High-Speed Serial Interfaces","publication_year":2022,"publication_date":"2022-08-02","ids":{"openalex":"https://openalex.org/W4289535985","doi":"https://doi.org/10.1109/tvlsi.2022.3194256"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3194256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3194256","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/373cdcfa-ae12-42de-9d9e-27b0c7364d03","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046601490","display_name":"Eleni Maragkoudaki","orcid":"https://orcid.org/0000-0002-4352-2584"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Eleni Maragkoudaki","raw_affiliation_strings":["Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038432274","display_name":"William Toms","orcid":"https://orcid.org/0000-0002-8126-4993"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"William Toms","raw_affiliation_strings":["Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technology Group, School of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046601490"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.4574,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60313569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"30","issue":"10","first_page":"1484","last_page":"1496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.8301966786384583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7097715139389038},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.6504941582679749},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.6408591270446777},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5519105195999146},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.530013918876648},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4727360010147095},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46579086780548096},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.440274178981781},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42626887559890747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41163185238838196},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.3475834131240845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1977452039718628},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1762378215789795},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13295191526412964}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.8301966786384583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7097715139389038},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.6504941582679749},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.6408591270446777},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5519105195999146},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.530013918876648},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4727360010147095},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46579086780548096},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.440274178981781},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42626887559890747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41163185238838196},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.3475834131240845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1977452039718628},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1762378215789795},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13295191526412964},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2022.3194256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3194256","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire/373cdcfa-ae12-42de-9d9e-27b0c7364d03","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/373cdcfa-ae12-42de-9d9e-27b0c7364d03","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Maragkoudaki, E, Toms, W & Pavlidis, V 2022, 'Energy-Efficient Encoding for High-Speed Serial Interfaces', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 10, pp. 1484 - 1496. https://doi.org/10.1109/TVLSI.2022.3194256","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/373cdcfa-ae12-42de-9d9e-27b0c7364d03","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/373cdcfa-ae12-42de-9d9e-27b0c7364d03","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Maragkoudaki, E, Toms, W & Pavlidis, V 2022, 'Energy-Efficient Encoding for High-Speed Serial Interfaces', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 10, pp. 1484 - 1496. https://doi.org/10.1109/TVLSI.2022.3194256","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G8625595247","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W157785412","https://openalex.org/W1540925522","https://openalex.org/W2011591402","https://openalex.org/W2031648175","https://openalex.org/W2045322931","https://openalex.org/W2050390613","https://openalex.org/W2056021806","https://openalex.org/W2066139250","https://openalex.org/W2100846455","https://openalex.org/W2103806711","https://openalex.org/W2112425427","https://openalex.org/W2147657366","https://openalex.org/W2168658922","https://openalex.org/W2170091880","https://openalex.org/W2176101535","https://openalex.org/W2325538041","https://openalex.org/W2357670487","https://openalex.org/W2408543768","https://openalex.org/W2587854398","https://openalex.org/W2661498989","https://openalex.org/W2745171167","https://openalex.org/W2949331295","https://openalex.org/W3072950420","https://openalex.org/W3156148486"],"related_works":["https://openalex.org/W2391465108","https://openalex.org/W2288145321","https://openalex.org/W4388561953","https://openalex.org/W2289144689","https://openalex.org/W2379146222","https://openalex.org/W1973798932","https://openalex.org/W2103482765","https://openalex.org/W2157372760","https://openalex.org/W1520075683","https://openalex.org/W3211109358"],"abstract_inverted_index":{"Energy":[0],"consumption":[1],"has":[2],"become":[3],"a":[4,12,139],"bottleneck":[5],"in":[6,136,150],"modern":[7],"integrated":[8],"circuits":[9],"(ICs)":[10],"with":[11],"significant":[13],"part":[14],"of":[15,37,55,112,197],"the":[16,52,56,84,87,110,116,123,195],"energy":[17,35,125,137,201],"spent":[18],"on":[19],"data":[20,58],"communication.":[21],"High-speed,":[22],"serial":[23,40,101],"interfaces":[24],"are":[25,63,80,187],"widely":[26],"used,":[27],"offering":[28],"important":[29],"advantages":[30],"over":[31],"parallel":[32],"buses.":[33],"The":[34,128,154],"demand":[36],"source":[38],"synchronous,":[39],"buses":[41],"can":[42,118],"be":[43,119,207],"effectively":[44],"decreased":[45],"by":[46],"employing":[47],"encoding":[48,98,104],"techniques":[49,62],"that":[50,108,115,168,178],"reduce":[51],"bit":[53,78],"transitions":[54,79,113],"transmitted":[57],"stream.":[59],"However,":[60],"these":[61],"not":[64],"applicable":[65],"for":[66,138],"asynchronous":[67],"interfaces,":[68],"such":[69,114],"as":[70,184],"Peripheral":[71],"Component":[72],"Interconnect":[73],"Express":[74],"(PCIe),":[75],"where":[76],"frequent":[77],"required":[81],"to":[82,89,144,206],"recover":[83],"clock":[85,117],"at":[86,132],"receiver":[88],"maintain":[90],"link":[91,155,167,182,204],"integrity.":[92],"Recognizing":[93],"this":[94],"fundamental":[95],"trait,":[96],"an":[97,162,165],"technique":[99],"named":[100],"tuned":[102],"transition":[103],"(STTE)":[105],"is":[106,126,147,157],"proposed":[107,129],"regulates":[109],"number":[111,196],"reliably":[120],"recovered,":[121],"while":[122],"communication":[124],"lowered.":[127],"scheme":[130],"provides":[131],"least":[133],"25%":[134],"decrease":[135],"short":[140],"interposer-based":[141],"interconnect":[142,169],"compared":[143],"scrambling,":[145],"which":[146],"typically":[148],"used":[149],"serializer/deserializer":[151],"(SerDes)":[152],"devices.":[153,175],"integrity":[156,183,205],"experimentally":[158],"evaluated":[159],"using":[160],"both":[161],"electrical":[163],"and":[164,203],"optical":[166],"two":[170],"field-programmable":[171],"gate":[172],"array":[173],"(FPGA)":[174],"Results":[176],"demonstrate":[177],"STTE":[179,193],"successfully":[180],"preserves":[181],"no":[185],"errors":[186],"induced":[188],"during":[189],"transmission.":[190],"In":[191],"addition,":[192],"adjusts":[194],"transitions,":[198],"thus":[199],"allowing":[200],"reduction":[202],"traded":[208],"off.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}