{"id":"https://openalex.org/W4285286323","doi":"https://doi.org/10.1109/tvlsi.2022.3182540","title":"Test Sequences for Faults in the Scan Logic","display_name":"Test Sequences for Faults in the Scan Logic","publication_year":2022,"publication_date":"2022-06-17","ids":{"openalex":"https://openalex.org/W4285286323","doi":"https://doi.org/10.1109/tvlsi.2022.3182540"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3182540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3182540","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07370184,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"10","first_page":"1568","last_page":"1572"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7288084030151367},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5965440273284912},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5893067121505737},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5861133933067322},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5764763355255127},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5757874250411987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49310848116874695},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.48346787691116333},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.47847244143486023},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.4631148874759674},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42370834946632385},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.4236436188220978},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4208712875843048},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42009395360946655},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4122006297111511},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4119298458099365},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2419736087322235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2209828794002533},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.18048128485679626},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07828009128570557}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7288084030151367},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5965440273284912},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5893067121505737},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5861133933067322},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5764763355255127},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5757874250411987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49310848116874695},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.48346787691116333},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.47847244143486023},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.4631148874759674},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42370834946632385},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.4236436188220978},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4208712875843048},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42009395360946655},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4122006297111511},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4119298458099365},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2419736087322235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2209828794002533},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.18048128485679626},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07828009128570557},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3182540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3182540","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1512587249","https://openalex.org/W1568407911","https://openalex.org/W1605275738","https://openalex.org/W1891950198","https://openalex.org/W1913684980","https://openalex.org/W1976944456","https://openalex.org/W1977722048","https://openalex.org/W2002339134","https://openalex.org/W2041734145","https://openalex.org/W2069520100","https://openalex.org/W2106864957","https://openalex.org/W2115795793","https://openalex.org/W2118485338","https://openalex.org/W2140817218","https://openalex.org/W2142308491","https://openalex.org/W2146301306","https://openalex.org/W2153450600","https://openalex.org/W2154237597","https://openalex.org/W2164754947","https://openalex.org/W2334801967","https://openalex.org/W2389970857","https://openalex.org/W3146331164"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W3088373974","https://openalex.org/W2620614665","https://openalex.org/W2146547687","https://openalex.org/W2049913894","https://openalex.org/W2801332551","https://openalex.org/W2127184179","https://openalex.org/W2053311960"],"abstract_inverted_index":{"Functional":[0,12],"test":[1,13,54,61,67,92],"sequences":[2,14,55,68,118,142],"are":[3,101],"used":[4],"as":[5],"manufacturing":[6],"tests":[7],"to":[8,48,58,119],"complement":[9],"scan-based":[10],"tests.":[11],"target":[15],"defects":[16,30,51],"in":[17,31,42,71,84,106,136,146],"the":[18,22,32,37,72,76,98,107,117,137,141,147,152],"functional":[19,43,60,91],"logic":[20,34,74,109],"of":[21,29,65,78,90,140],"circuit.":[23],"However,":[24],"they":[25],"may":[26],"fail":[27],"because":[28],"scan":[33,73,108],"that":[35,100],"prevent":[36],"circuit":[38],"from":[39,97],"operating":[40],"correctly":[41],"mode.":[44],"It":[45,94,114],"is":[46,75],"advantageous":[47],"detect":[49],"such":[50],"by":[52],"dedicated":[53,66],"before":[56],"attempting":[57],"apply":[59],"sequences.":[62,93],"The":[63,81],"computation":[64],"for":[69,103,127,150],"faults":[70,105],"topic":[77],"this":[79,85],"brief.":[80],"procedure":[82],"described":[83],"brief":[86],"accepts":[87],"a":[88],"pool":[89,99],"identifies":[95],"subsequences":[96],"effective":[102],"detecting":[104],"while":[110],"balancing":[111],"their":[112,121],"lengths.":[113],"then":[115],"compacts":[116],"reduce":[120],"total":[122,138,148],"length":[123,139,149],"further.":[124],"Experimental":[125],"results":[126],"benchmark":[128],"circuits":[129,135,153],"demonstrate":[130],"large":[131],"variations":[132],"among":[133],"different":[134],"and":[143],"significant":[144],"reductions":[145],"all":[151],"considered.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}