{"id":"https://openalex.org/W4285233448","doi":"https://doi.org/10.1109/tvlsi.2022.3181969","title":"Systematic Design of Loop Circuit Topologies Using <i>C/I</i> <sub>DS</sub> Methodology","display_name":"Systematic Design of Loop Circuit Topologies Using <i>C/I</i> <sub>DS</sub> Methodology","publication_year":2022,"publication_date":"2022-06-21","ids":{"openalex":"https://openalex.org/W4285233448","doi":"https://doi.org/10.1109/tvlsi.2022.3181969"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3181969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3181969","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061434850","display_name":"Jacob Atkinson","orcid":"https://orcid.org/0000-0002-8088-383X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jacob Atkinson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Laboratory of Circuits and Systems (LCAS), The University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Laboratory of Circuits and Systems (LCAS), The University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087176791","display_name":"Anthony Bailey","orcid":"https://orcid.org/0000-0002-5538-1053"},"institutions":[{"id":"https://openalex.org/I4210163537","display_name":"L3Harris (United States)","ror":"https://ror.org/05fhwtx59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210163537"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Bailey","raw_affiliation_strings":["L3Harris Technologies, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"L3Harris Technologies, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I4210163537"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Armin Tajalli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Laboratory of Circuits and Systems (LCAS), The University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Laboratory of Circuits and Systems (LCAS), The University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061434850"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.5523,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63484886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"30","issue":"10","first_page":"1538","last_page":"1542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5383201241493225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5323709845542908},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5214154720306396},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.46074071526527405},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44975796341896057},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4454595744609833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43677783012390137},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3438437581062317},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29652971029281616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2873077392578125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2648769021034241},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2119239866733551}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5383201241493225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5323709845542908},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5214154720306396},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.46074071526527405},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44975796341896057},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4454595744609833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43677783012390137},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3438437581062317},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29652971029281616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2873077392578125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2648769021034241},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2119239866733551},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3181969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3181969","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6985933653","display_name":null,"funder_award_id":"FA8650-19-2-7931","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2045322931","https://openalex.org/W2086581570","https://openalex.org/W2123636681","https://openalex.org/W2139078514","https://openalex.org/W2498970880","https://openalex.org/W2758603753","https://openalex.org/W2790703790","https://openalex.org/W2982447671","https://openalex.org/W3002407668","https://openalex.org/W3006667757","https://openalex.org/W3092155291","https://openalex.org/W3098917284","https://openalex.org/W3162727592","https://openalex.org/W3200722869"],"related_works":["https://openalex.org/W2504004674","https://openalex.org/W2963177394","https://openalex.org/W1595229445","https://openalex.org/W2498744856","https://openalex.org/W4390482104","https://openalex.org/W322408318","https://openalex.org/W149041114","https://openalex.org/W1965815883","https://openalex.org/W763418848","https://openalex.org/W4298135613"],"abstract_inverted_index":{"Herein,":[0],"a":[1,40],"systematic":[2],"approach":[3,119],"for":[4,94,107,143],"designing":[5],"loop":[6],"topology":[7],"circuits,":[8,129,150],"such":[9,145],"as":[10,130,132,146],"ring":[11],"oscillators":[12,134,138],"(ROs),":[13],"latches,":[14],"and":[15,111,140,151],"frequency":[16,112,141],"dividers,":[17],"is":[18,23],"proposed.":[19],"The":[20,117],"design":[21,51,125],"flow":[22],"devised":[24],"to":[25,89,123],"implement":[26],"the":[27,35,65],"target":[28],"circuits":[29],"with":[30],"minimum":[31],"power":[32],"dissipation":[33],"at":[34],"desired":[36],"operating":[37],"frequency.":[38],"Using":[39],"modified":[41],"<inline-formula":[42,75],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[43,76],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[44,77],"<tex-math":[45,78],"notation=\"LaTeX\">$C/I_{\\text":[46],"{DS}}$":[47],"</tex-math></inline-formula>":[48,81],"methodology,":[49],"several":[50],"examples":[52],"in":[53,64,73,155],"different":[54,95],"technology":[55,96],"nodes":[56],"are":[57,99],"provided":[58],"showing":[59],"less":[60],"than":[61],"\u00b15%":[62],"error":[63],"estimated":[66],"circuit":[67],"performance,":[68],"confirmed":[69],"by":[70],"experimental":[71],"data":[72,153],"0.18":[74],"notation=\"LaTeX\">${\\mu":[79],"}\\text{m}$":[80],"technology.":[82],"A":[83],"standardized":[84],"procedure":[85],"has":[86],"been":[87],"developed":[88],"extract":[90],"fundamental":[91],"device":[92],"characteristics":[93],"nodes,":[97],"which":[98],"subsequently":[100],"fed":[101],"into":[102],"an":[103],"optimizer":[104],"script.":[105],"Examples":[106],"implementing":[108],"current-steering":[109],"ROs":[110],"dividers":[113,142],"will":[114],"be":[115,121],"provided.":[116],"proposed":[118],"can":[120],"employed":[122],"custom":[124],"high-speed":[126],"sequential":[127,149],"logic":[128],"well":[131],"voltage-controlled":[133],"(VCOs),":[135],"digitally":[136],"controlled":[137],"(DCOs),":[139],"applications":[144],"clock":[147],"generators,":[148],"serial":[152],"transceivers":[154],"modern":[156],"integrated":[157],"systems.":[158]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}