{"id":"https://openalex.org/W4285169970","doi":"https://doi.org/10.1109/tvlsi.2022.3179527","title":"A General and Automatic Cell Layout Generation Framework With Implicit Learning on Design Rules","display_name":"A General and Automatic Cell Layout Generation Framework With Implicit Learning on Design Rules","publication_year":2022,"publication_date":"2022-06-17","ids":{"openalex":"https://openalex.org/W4285169970","doi":"https://doi.org/10.1109/tvlsi.2022.3179527"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3179527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3179527","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045456913","display_name":"Aaron C.-W. Liang","orcid":"https://orcid.org/0000-0002-8237-0878"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Aaron C.-W. Liang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-8237-0878","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Charles H.-P. Wen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-4623-9941","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110777122","display_name":"Hsuan\u2010Ming Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsuan-Ming Huang","raw_affiliation_strings":["Department of PTD, Mediatek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of PTD, Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7803,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75507383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"30","issue":"9","first_page":"1341","last_page":"1354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11814","display_name":"Advanced Manufacturing and Logistics Optimization","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11814","display_name":"Advanced Manufacturing and Logistics Optimization","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6845369338989258},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6667468547821045},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.6176313161849976},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6012721061706543},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5980041027069092},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48402732610702515},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43714502453804016},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.41816896200180054},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.36722731590270996},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35261160135269165},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32245683670043945},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22303181886672974},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18804889917373657},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1855979561805725}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6845369338989258},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6667468547821045},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.6176313161849976},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6012721061706543},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5980041027069092},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48402732610702515},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43714502453804016},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.41816896200180054},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.36722731590270996},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35261160135269165},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32245683670043945},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22303181886672974},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18804889917373657},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1855979561805725},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3179527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3179527","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6710511103","display_name":null,"funder_award_id":"MOST110-2221-E-A49-153","funder_id":"https://openalex.org/F4320322410","funder_display_name":"MediaTek"}],"funders":[{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2009815534","https://openalex.org/W2042290443","https://openalex.org/W2051145782","https://openalex.org/W2101234009","https://openalex.org/W2168947308","https://openalex.org/W2307613100","https://openalex.org/W2347098851","https://openalex.org/W2438490186","https://openalex.org/W2769815858","https://openalex.org/W2912290085","https://openalex.org/W2997716136","https://openalex.org/W3007821977","https://openalex.org/W3013288889","https://openalex.org/W3183482677","https://openalex.org/W4242622902","https://openalex.org/W4246632657","https://openalex.org/W4252332481","https://openalex.org/W6675354045","https://openalex.org/W6790062919"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376726667","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2466238913","https://openalex.org/W583900352","https://openalex.org/W1464706131","https://openalex.org/W2376028644","https://openalex.org/W2125213949","https://openalex.org/W3211857759"],"abstract_inverted_index":{"Design":[0],"rule":[1],"(DR)":[2],"is":[3,54,191,216,244],"the":[4,15,25,43,75,81,85,90,94,98,104,111,116,120,141,160,187,195,201,227,233,262,266,269,275],"most":[5],"critical":[6],"challenge":[7,143],"for":[8,41,181,210,240],"generating":[9,237],"a":[10,145,211],"cell":[11,49,86,100,179,214],"layout":[12,50,107,121,203,215],"automatically":[13],"in":[14,84,144,164,199,268],"advanced":[16,166],"process":[17,168,276],"technologies":[18],"(e.g.,":[19],"finFET-EUV).":[20],"Previous":[21],"works":[22],"explicitly":[23],"encode":[24],"complicated":[26],"DRs":[27,79,105],"into":[28,130,134],"routing":[29,112],"constraints":[30,113],"and":[31,39,56,68,132,148,175],"automation":[32],"scripts,":[33],"which":[34,72],"may":[35],"not":[36,259],"be":[37],"general":[38,147],"efficient":[40,149,193],"addressing":[42],"DR":[44,65,142,161,278],"problem.":[45],"Therefore,":[46],"an":[47,165],"automatic":[48],"generation":[51,122],"(ACLG)":[52],"framework":[53],"proposed":[55,188],"adopts":[57],"three":[58,125],"implicit-learning":[59,126],"techniques":[60,127],"[i.e.,":[61],"guidance":[62],"learning":[63,66,70],"(EGL),":[64],"(DRL),":[67],"mistake-driven":[69],"(MDL)],":[71],"jointly":[73],"discover":[74],"knowledge":[76],"of":[77,93,208,236,264,277],"complex":[78],"from":[80,97,106,115],"existing":[82],"layouts":[83,180,239],"library.":[87],"EGL":[88],"learns":[89,103,110],"geometry":[91],"behavior":[92],"target":[95],"metals":[96],"legal":[99,213,238],"layouts.":[101],"DRL":[102,189,223,258],"patterns.":[108],"MDL":[109],"iteratively":[114],"encountered":[117],"mistakes":[118],"during":[119],"(LG).":[123],"These":[124],"are":[128],"combined":[129],"ACLG":[131,156],"developed":[133],"four":[135],"core":[136],"stages":[137],"to":[138,226],"cope":[139],"with":[140,222],"more":[146,192],"way.":[150],"The":[151,206],"experimental":[152],"results":[153],"demonstrate":[154],"that":[155],"effectively":[157],"solves":[158],"all":[159],"violations":[162],"(DRVs)":[163],"finFET-EUV":[167],"(100%":[169],"success":[170],"rate":[171],"on":[172,220,255],"fixing":[173],"DRVs)":[174],"successfully":[176],"yields":[177],"DRC-clean":[178],"13":[182,241],"benchmark":[183,242],"cells.":[184],"In":[185],"addition,":[186],"technique":[190],"than":[194],"commercial":[196,228],"DRC":[197,229],"tool":[198,230],"excluding":[200],"illegal":[202],"solution":[204],"space.":[205],"number":[207],"iterations":[209,263],"generated":[212,270],"reduced":[217],"by":[218,247],"30%":[219],"average":[221],"(3.31)":[224],"compared":[225],"(4.69).":[231],"Moreover,":[232],"total":[234],"runtime":[235],"cells":[243,271],"further":[245],"improved":[246],"<inline-formula":[248],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[249],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[250],"<tex-math":[251],"notation=\"LaTeX\">$2.57\\times":[252],"$":[253],"</tex-math></inline-formula>":[254],"average.":[256],"Since":[257],"only":[260],"reduces":[261],"refining":[265],"DRVs":[267],"but":[272],"also":[273],"speedups":[274],"checking":[279],"(DRC)":[280],"efficiently.":[281]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}