{"id":"https://openalex.org/W4285243935","doi":"https://doi.org/10.1109/tvlsi.2022.3178735","title":"A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes","display_name":"A 0.3 nW, 0.093%/V Line Sensitivity, Temperature Compensated Bulk-Programmable Voltage Reference for Wireless Sensor Nodes","publication_year":2022,"publication_date":"2022-06-08","ids":{"openalex":"https://openalex.org/W4285243935","doi":"https://doi.org/10.1109/tvlsi.2022.3178735"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3178735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3178735","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078664871","display_name":"Indranil Bhattacharjee","orcid":"https://orcid.org/0000-0002-1266-0589"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Indranil Bhattacharjee","raw_affiliation_strings":["Department of Electrical Engineering, IIT Hyderabad, Sangareddy, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Hyderabad, Sangareddy, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073525525","display_name":"Gajendranath Chowdary","orcid":"https://orcid.org/0000-0002-8412-4187"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gajendranath Chowdary","raw_affiliation_strings":["Department of Electrical Engineering, IIT Hyderabad, Sangareddy, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Hyderabad, Sangareddy, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078664871"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":2.0433,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.86023442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"30","issue":"9","first_page":"1281","last_page":"1293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7014061212539673},{"id":"https://openalex.org/keywords/temperature-coefficient","display_name":"Temperature coefficient","score":0.5787795186042786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5031546950340271},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5025813579559326},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5016176700592041},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4218774437904358},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3753381371498108},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37372004985809326},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3460557758808136},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.342434287071228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33045071363449097},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3242015838623047},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20725777745246887},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11501654982566833}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7014061212539673},{"id":"https://openalex.org/C16643434","wikidata":"https://www.wikidata.org/wiki/Q898642","display_name":"Temperature coefficient","level":2,"score":0.5787795186042786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5031546950340271},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5025813579559326},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5016176700592041},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4218774437904358},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3753381371498108},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37372004985809326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3460557758808136},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.342434287071228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33045071363449097},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3242015838623047},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20725777745246887},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11501654982566833}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2022.3178735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3178735","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:raiith.iith.ac.in:10847","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400292","display_name":"Research Archive of Indian Institute of Technology Hyderabad (Indian Institute of Technology Hyderabad)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I65181880","host_organization_name":"Indian Institute of Technology Hyderabad","host_organization_lineage":["https://openalex.org/I65181880"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[{"id":"https://openalex.org/G5968511674","display_name":null,"funder_award_id":"ECR/2018/002836","funder_id":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board"}],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W324268386","https://openalex.org/W1533614470","https://openalex.org/W1661368752","https://openalex.org/W1847530274","https://openalex.org/W1970049226","https://openalex.org/W1984863066","https://openalex.org/W2018121445","https://openalex.org/W2018918953","https://openalex.org/W2020523550","https://openalex.org/W2047344047","https://openalex.org/W2087509188","https://openalex.org/W2097825079","https://openalex.org/W2106388223","https://openalex.org/W2123094459","https://openalex.org/W2123209450","https://openalex.org/W2146324717","https://openalex.org/W2200538040","https://openalex.org/W2217770277","https://openalex.org/W2276821538","https://openalex.org/W2333565141","https://openalex.org/W2527089532","https://openalex.org/W2572245080","https://openalex.org/W2584442328","https://openalex.org/W2763794291","https://openalex.org/W2776727453","https://openalex.org/W2789289086","https://openalex.org/W2791104422","https://openalex.org/W2806976375","https://openalex.org/W2889186915","https://openalex.org/W2899242563","https://openalex.org/W2904767126","https://openalex.org/W2907364695","https://openalex.org/W2926035469","https://openalex.org/W2978954010","https://openalex.org/W2989024108","https://openalex.org/W2999857069","https://openalex.org/W3039014275","https://openalex.org/W3089565037","https://openalex.org/W3094010898","https://openalex.org/W3115799550","https://openalex.org/W3162421236","https://openalex.org/W3172055360"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2730314563","https://openalex.org/W2058541779"],"abstract_inverted_index":{"A":[0,34,141],"picowatt":[1],"programmable":[2,52],"CMOS-based":[3],"voltage":[4,44,195],"reference":[5,61,194],"(VR)":[6],"for":[7,63,192],"wireless":[8],"sensor":[9],"nodes":[10],"(WSNs)":[11],"is":[12,38,79,92,161,205],"proposed":[13],"in":[14,94],"this":[15],"work.":[16],"It":[17],"uses":[18],"a":[19,30,83,111,126,193,208],"pMOS":[20],"current":[21,26,48],"source":[22],"and":[23,109,125],"an":[24],"nMOS":[25,47],"sink":[27,49],"to":[28,40,50,138,163,183],"generate":[29,51],"temperature-independent":[31],"output":[32,53,134],"voltage.":[33,54],"body":[35,68,77,85,122],"bias":[36,69,78,86,123],"potential":[37],"used":[39],"control":[41],"the":[42,46,71,95,121],"threshold":[43],"of":[45,67,73,114,143,196,213],"The":[55,76,89,131,156,199],"architecture":[56],"can":[57],"achieve":[58],"temperature":[59,65,158],"compensated":[60],"voltages":[62,135],"different":[64,148],"characteristics":[66],"with":[70,106,207],"help":[72],"digital":[74],"trimming.":[75],"generated":[80],"on-chip":[81],"using":[82],"dedicated":[84],"generation":[87],"block.":[88],"prototype":[90],"circuit":[91,132],"fabricated":[93],"0.18-":[96],"<inline-formula":[97,167,175,185],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98,118,168,176,186],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[99,169,177,187],"<tex-math":[100,170,178,188],"notation=\"LaTeX\">$\\mu":[101],"\\text{m}$":[102],"</tex-math></inline-formula>":[103,173,182,191],"CMOS":[104],"process":[105],"deep-n-well":[107],"(DNW)":[108],"occupies":[110],"total":[112,142],"area":[113],"0.022":[115],"mm":[116],"<sup":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[119],"including":[120],"block":[124],"10-pF":[127],"decoupling":[128],"MIM":[129],"capacitor.":[130],"provides":[133],"from":[136,146],"250":[137],"370":[139],"mV.":[140,198],"ten":[144],"chips":[145,151],"two":[147],"wafers":[149],"(five":[150],"per":[152],"wafer)":[153],"were":[154],"measured.":[155],"average":[157,200],"coefficient":[159],"(TC)":[160],"measured":[162],"be":[164],"72.17":[165],"ppm/":[166],"notation=\"LaTeX\">$^\\circ":[171,189],"\\text{C}$":[172,181,190],"over":[174],"notation=\"LaTeX\">$-":[179],"40\\,\\,^\\circ":[180],"80":[184],"349.7":[197],"line":[201],"sensitivity":[202],"(LS)":[203],"obtained":[204],"0.093%/V":[206],"power":[209],"supply":[210],"rejection":[211],"(PSR)":[212],"\u221239":[214],"dB":[215],"at":[216],"100":[217],"Hz.":[218]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}