{"id":"https://openalex.org/W4285110201","doi":"https://doi.org/10.1109/tvlsi.2022.3175180","title":"A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks","display_name":"A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks","publication_year":2022,"publication_date":"2022-05-27","ids":{"openalex":"https://openalex.org/W4285110201","doi":"https://doi.org/10.1109/tvlsi.2022.3175180"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3175180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3175180","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076369343","display_name":"Jun-Sheng Ng","orcid":"https://orcid.org/0000-0001-6933-9799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Jun-Sheng Ng","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101465485","display_name":"Juncheng Chen","orcid":"https://orcid.org/0000-0001-8047-0691"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Juncheng Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Zero Error Systems Pte. Ltd., Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Zero Error Systems Pte. Ltd., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5076369343"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":2.7586,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.91525016,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"30","issue":"9","first_page":"1144","last_page":"1157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7140660285949707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6197801232337952},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6143781542778015},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.6107053756713867},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.570344865322113},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5055558681488037},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.4964306950569153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3995212912559509},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3858150243759155},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37700027227401733},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3519231081008911},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3224605917930603},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.2253682017326355},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22512120008468628},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11433973908424377}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7140660285949707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6197801232337952},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6143781542778015},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.6107053756713867},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.570344865322113},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5055558681488037},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.4964306950569153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3995212912559509},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3858150243759155},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37700027227401733},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3519231081008911},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3224605917930603},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2253682017326355},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22512120008468628},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11433973908424377}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3175180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3175180","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5298969164","display_name":null,"funder_award_id":"NRF2018NCR-NCR002-001","funder_id":"https://openalex.org/F4320320709","funder_display_name":"National Research Foundation Singapore"}],"funders":[{"id":"https://openalex.org/F4320320709","display_name":"National Research Foundation Singapore","ror":"https://ror.org/03cpyc314"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1479788314","https://openalex.org/W1506890909","https://openalex.org/W1510018254","https://openalex.org/W1966080253","https://openalex.org/W1970157653","https://openalex.org/W1980009100","https://openalex.org/W1984961420","https://openalex.org/W1999470423","https://openalex.org/W2053832511","https://openalex.org/W2077965840","https://openalex.org/W2100854379","https://openalex.org/W2115070927","https://openalex.org/W2116502997","https://openalex.org/W2132106522","https://openalex.org/W2138343965","https://openalex.org/W2144765857","https://openalex.org/W2158605501","https://openalex.org/W2161740631","https://openalex.org/W2176568615","https://openalex.org/W2339739741","https://openalex.org/W2395741337","https://openalex.org/W2415251832","https://openalex.org/W2419274186","https://openalex.org/W2487142227","https://openalex.org/W2518557433","https://openalex.org/W2558627660","https://openalex.org/W2620706677","https://openalex.org/W2760794929","https://openalex.org/W2885630459","https://openalex.org/W2896714072","https://openalex.org/W2900861686","https://openalex.org/W3006414909","https://openalex.org/W3008936728","https://openalex.org/W3011108027","https://openalex.org/W3109014748","https://openalex.org/W3121712124","https://openalex.org/W3127626522","https://openalex.org/W3148004637","https://openalex.org/W3151798437","https://openalex.org/W3157916761","https://openalex.org/W3208224324","https://openalex.org/W4231098049","https://openalex.org/W4251747085","https://openalex.org/W6712457848"],"related_works":["https://openalex.org/W4253685677","https://openalex.org/W2029006445","https://openalex.org/W4255075415","https://openalex.org/W1547461401","https://openalex.org/W2130407297","https://openalex.org/W3152035646","https://openalex.org/W2052912526","https://openalex.org/W2107571798","https://openalex.org/W1968719094","https://openalex.org/W2547340157"],"abstract_inverted_index":{"Encryption":[0],"in":[1,16,147],"field-programmable":[2],"gate":[3],"array":[4],"(FPGA)":[5],"often":[6],"provides":[7],"a":[8,72,89,95,117,214],"good":[9],"security":[10,21],"solution":[11,22],"to":[12],"protect":[13],"data":[14],"privacy":[15],"Internet-of-Things":[17],"systems,":[18],"but":[19],"this":[20,31],"can":[23,115],"be":[24],"compromised":[25],"by":[26],"side-channel":[27],"attacks":[28],"(SCAs).":[29],"In":[30],"article,":[32],"we":[33,109,156],"present":[34],"an":[35,66],"FPGA-based":[36],"dual-hiding":[37],"asynchronous-logic":[38],"(async-logic)":[39],"advanced":[40],"encryption":[41],"standard":[42],"(AES)":[43],"accelerator,":[44],"which":[45],"is":[46,102,134,189],"highly":[47],"resistant":[48],"against":[49],"SCAs":[50],"and":[51,71,94,108,204],"yet":[52],"low":[53],"area/energy":[54],"overheads.":[55],"The":[56,181],"proposed":[57,113,187],"AES":[58,138],"accelerator":[59],"achieves":[60],"vertical":[61],"(amplitude)":[62],"SCA":[63,83,100,106,119],"hiding":[64,84],"via":[65,88],"area-efficient":[67],"dual-rail":[68,201],"mapping":[69],"approach":[70],"zero-value":[73],"(ZV)":[74],"compensated":[75],"substitution-box":[76],"(S-Box),":[77],"while":[78],"enhancing":[79],"the":[80,135,142,151,158,199],"horizontal":[81],"(temporal)":[82],"of":[85,124,145,160,183,185],"async-logic":[86,216],"operations":[87],"timing-boundary-free":[90],"input":[91],"arrival-time":[92],"randomizer":[93],"skewed-delay":[96],"controller.":[97],"A":[98],"comprehensive":[99],"evaluation":[101],"performed":[103],"with":[104,121,141],"11":[105],"models,":[107],"show":[110],"that":[111],"our":[112,129,132,186],"design":[114,133,139,152,188,203],"offer":[116],"strong":[118],"resistance":[120],"measurement-to-disclosure":[122],"(MTD)":[123],">20":[125],"million":[126],"traces.":[127],"To":[128,149],"best":[130],"knowledge,":[131],"most":[136],"secure":[137],"evaluated":[140],"largest":[143],"number":[144],"traces":[146],"FPGA.":[148],"compare":[150],"overheads":[153],"for":[154],"security,":[155],"quantify":[157],"figure":[159,182],"merit":[161,184],"as":[162],"normalized":[163],"(Area":[164],"<inline-formula":[165,173,190,205],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[166,174,191,206],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[167,175,192,207],"<tex-math":[168,176,193,208],"notation=\"LaTeX\">$\\times":[169,177],"$":[170,195,210],"</tex-math></inline-formula>":[171,179,196,211],"Energy/MTD(All)":[172],"10^{6}$":[178],").":[180],"notation=\"LaTeX\">$403\\times":[194],"smaller":[197,212],"than":[198,213],"benchmark":[200],"synchronous-logic":[202],"notation=\"LaTeX\">$95\\times":[209],"reported":[215],"design.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-04T09:10:02.777135","created_date":"2025-10-10T00:00:00"}