{"id":"https://openalex.org/W4285309784","doi":"https://doi.org/10.1109/tvlsi.2022.3170596","title":"Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems","display_name":"Hardware-Efficient, On-the-Fly, On-Implant Spike Sorter Dedicated to Brain-Implantable Microsystems","publication_year":2022,"publication_date":"2022-05-11","ids":{"openalex":"https://openalex.org/W4285309784","doi":"https://doi.org/10.1109/tvlsi.2022.3170596"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3170596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3170596","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073193896","display_name":"Fereshteh Kalantari","orcid":"https://orcid.org/0000-0001-9299-6869"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Fereshteh Kalantari","raw_affiliation_strings":["Integrated Digital Processing Laboratory, Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Integrated Digital Processing Laboratory, Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087825402","display_name":"Hossein Hosseini\u2010Nejad","orcid":"https://orcid.org/0000-0003-4087-4397"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Hosseini-Nejad","raw_affiliation_strings":["Integrated Digital Processing Laboratory, Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Integrated Digital Processing Laboratory, Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090141353","display_name":"Amir M. Sodagar","orcid":"https://orcid.org/0000-0002-0552-0203"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amir M. Sodagar","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Integrated Electronics (INTELECT) Research Laboratory, York University, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Integrated Electronics (INTELECT) Research Laboratory, York University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I192455969"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073193896"],"corresponding_institution_ids":["https://openalex.org/I80543232"],"apc_list":null,"apc_paid":null,"fwci":1.6469,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.83233242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"30","issue":"8","first_page":"1098","last_page":"1106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spike","display_name":"Spike (software development)","score":0.6491529941558838},{"id":"https://openalex.org/keywords/brain-implant","display_name":"Brain implant","score":0.5378382205963135},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5303136706352234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5182652473449707},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41392382979393005},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35167086124420166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3365386426448822},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32512494921684265},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.32165831327438354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19351744651794434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16217932105064392},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13352519273757935}],"concepts":[{"id":"https://openalex.org/C2781390188","wikidata":"https://www.wikidata.org/wiki/Q25203449","display_name":"Spike (software development)","level":2,"score":0.6491529941558838},{"id":"https://openalex.org/C166345560","wikidata":"https://www.wikidata.org/wiki/Q555840","display_name":"Brain implant","level":2,"score":0.5378382205963135},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5303136706352234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5182652473449707},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41392382979393005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35167086124420166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3365386426448822},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32512494921684265},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.32165831327438354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19351744651794434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16217932105064392},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13352519273757935},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3170596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3170596","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1973009825","https://openalex.org/W1973858478","https://openalex.org/W1990222377","https://openalex.org/W1998783900","https://openalex.org/W1999118804","https://openalex.org/W2016230697","https://openalex.org/W2039190622","https://openalex.org/W2049745494","https://openalex.org/W2050293473","https://openalex.org/W2051549110","https://openalex.org/W2058623277","https://openalex.org/W2079433495","https://openalex.org/W2090224802","https://openalex.org/W2136104104","https://openalex.org/W2139801855","https://openalex.org/W2164895621","https://openalex.org/W2171406132","https://openalex.org/W2431315111","https://openalex.org/W2469200639","https://openalex.org/W2546328145","https://openalex.org/W2608904456","https://openalex.org/W2616997357","https://openalex.org/W2796855293","https://openalex.org/W2803360403","https://openalex.org/W2897776175","https://openalex.org/W2900268635","https://openalex.org/W2931322534","https://openalex.org/W2980608453","https://openalex.org/W3039629617","https://openalex.org/W4236706032","https://openalex.org/W4238126919","https://openalex.org/W4244203444"],"related_works":["https://openalex.org/W2174331923","https://openalex.org/W2050175337","https://openalex.org/W2134068246","https://openalex.org/W3014521742","https://openalex.org/W2062974934","https://openalex.org/W2769135912","https://openalex.org/W3050304047","https://openalex.org/W2329992713","https://openalex.org/W2385487847","https://openalex.org/W2385476654"],"abstract_inverted_index":{"This":[0,38],"article":[1],"proposes":[2],"an":[3,41],"unsupervised":[4],"online":[5,73],"spike":[6,17,32,74,87,119,140],"sorter,":[7],"dedicated":[8],"to":[9,66,69],"brain-implantable":[10],"neural":[11,197],"recording":[12],"microsystems.":[13],"The":[14,191],"main":[15],"(online)":[16],"sorting":[18],"phase":[19,39],"in":[20,146,164,199],"the":[21,27,47,50,53,58,67,71,90,132,154,157,170,213],"proposed":[22,91,158],"approach":[23,92,159],"is":[24,193],"based":[25],"on":[26],"wave":[28,88],"shape":[29],"resemblance":[30],"between":[31],"classes,":[33],"realized":[34],"by":[35],"template":[36],"matching.":[37],"follows":[40],"offline":[42],"training":[43,51],"phase,":[44,52],"implemented":[45,216],"off":[46],"implant.":[48],"In":[49],"number":[54],"and":[55,63,107,151,181,217],"centroids":[56],"of":[57,86,97,138,148,184,195,204,212],"clusters":[59],"are":[60],"automatically":[61],"determined":[62],"subsequently":[64],"sent":[65],"implant":[68],"configure":[70],"on-implant":[72],"sorter.":[75],"Comprehensively":[76],"verified":[77],"using":[78,123],"two":[79],"separate":[80],"datasets":[81],"with":[82,127,201],"a":[83,124,165,202],"wide":[84],"spectrum":[85],"shapes,":[89],"presents":[93],"average":[94],"classification":[95],"accuracies":[96],"<inline-formula":[98,108,173],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99,109,174,188],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[100,110,175],"<tex-math":[101,111,176],"notation=\"LaTeX\">$\\sim":[102,112],"85$":[103],"</tex-math></inline-formula>":[104,114,179],"%":[105,115],"(unsupervised)":[106],"92$":[113],"(supervised).":[116],"A":[117,210],"64-channel":[118],"sorter":[120,141],"was":[121,215],"designed":[122],"computational":[125],"core":[126],"folded":[128],"architecture.":[129],"To":[130],"make":[131],"very":[133],"large-scale":[134],"integration":[135],"(VLSI)":[136],"implementation":[137],"this":[139],"appropriate":[142],"for":[143],"brain":[144],"implants":[145],"terms":[147],"both":[149],"power":[150],"area":[152,183],"consumption,":[153],"computations":[155],"realizing":[156],"were":[160],"significantly":[161],"reduced.":[162],"Designed":[163],"standard":[166],"180-nm":[167],"CMOS":[168],"technology,":[169],"circuit":[171,192,214],"consumes":[172],"notation=\"LaTeX\">$1.74~\\mu":[177],"\\text{W}$":[178],"/channel":[180],"per-channel":[182],"0.047":[185],"mm":[186],"<sup":[187],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[189],".":[190],"capable":[194],"clustering":[196],"spikes":[198],"real-time":[200],"latency":[203],"as":[205,207],"short":[206],"1.36":[208],"ms.":[209],"prototype":[211],"successfully":[218],"tested.":[219]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}