{"id":"https://openalex.org/W4226300369","doi":"https://doi.org/10.1109/tvlsi.2022.3160327","title":"A 12\u201314.5-GHz 10.2-mW \u2212249-dB FoM Fractional-<i>N</i> Subsampling PLL With a High-Linearity Phase Interpolator in 40-nm CMOS","display_name":"A 12\u201314.5-GHz 10.2-mW \u2212249-dB FoM Fractional-<i>N</i> Subsampling PLL With a High-Linearity Phase Interpolator in 40-nm CMOS","publication_year":2022,"publication_date":"2022-03-28","ids":{"openalex":"https://openalex.org/W4226300369","doi":"https://doi.org/10.1109/tvlsi.2022.3160327"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3160327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3160327","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020499040","display_name":"Yan-Ting Chen","orcid":"https://orcid.org/0000-0001-7907-1685"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Ting Chen","raw_affiliation_strings":["Department of Electrical Engineering, Yuan Ze University, Taoyuan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-7907-1685","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yuan Ze University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017157916","display_name":"Pen-Jui Peng","orcid":"https://orcid.org/0000-0001-5736-5746"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pen-Jui Peng","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-5736-5746","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112229848","display_name":"Hung-Wen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Wen Lin","raw_affiliation_strings":["Department of Electrical Engineering, Yuan Ze University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yuan Ze University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.831,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.70553273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"30","issue":"5","first_page":"634","last_page":"643"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7735159397125244},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7533109188079834},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7347559928894043},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.689701497554779},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6534949541091919},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.4761107861995697},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4582603871822357},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4157068133354187},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4140753746032715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.412430077791214},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4000391364097595},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35750508308410645},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3448053002357483},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25042036175727844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20926302671432495}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7735159397125244},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7533109188079834},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7347559928894043},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.689701497554779},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6534949541091919},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.4761107861995697},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4582603871822357},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4157068133354187},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4140753746032715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.412430077791214},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4000391364097595},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35750508308410645},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3448053002357483},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25042036175727844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20926302671432495}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3160327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3160327","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3667189897","display_name":null,"funder_award_id":"MOST110-2636-E-007-025","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G6952295712","display_name":null,"funder_award_id":"MOST111-2636-E-007-023","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2131053965","https://openalex.org/W2132542265","https://openalex.org/W2135143797","https://openalex.org/W2142610168","https://openalex.org/W2172477025","https://openalex.org/W2172850778","https://openalex.org/W2292031663","https://openalex.org/W2294056064","https://openalex.org/W2316615363","https://openalex.org/W2342426112","https://openalex.org/W2585026918","https://openalex.org/W2791440917","https://openalex.org/W2792205995","https://openalex.org/W2795622418","https://openalex.org/W2922098227","https://openalex.org/W2962846423","https://openalex.org/W3004354595","https://openalex.org/W3015421532","https://openalex.org/W3015520279","https://openalex.org/W3015563675","https://openalex.org/W3016099273","https://openalex.org/W3107847738","https://openalex.org/W6643144091"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W1964543336","https://openalex.org/W2619153394","https://openalex.org/W2134439706","https://openalex.org/W2057338677","https://openalex.org/W2105518569","https://openalex.org/W4236967454","https://openalex.org/W4242529045","https://openalex.org/W2589125258"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,131,159,177],"12\u201314.5-GHz":[4],"fractional-":[5,53,145],"<inline-formula":[6,54,146],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[7,55,147],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[8,56,148],"<tex-math":[9,57,149],"notation=\"LaTeX\">${N}$":[10,58,150],"</tex-math></inline-formula>":[11,59,151],"subsampling":[12,19,25,31],"phase-locked":[13],"loop":[14],"(PLL).":[15],"Due":[16],"to":[17,72,169],"the":[18,21,24,30,39,43,52,65,69,74,79,83,94,99,103,106,141],"topology,":[20],"noise":[22,129],"in":[23,137,144],"phase":[26,45,70,89,100,128],"detector":[27],"(SSPD)":[28],"and":[29,68,105,135],"charge":[32],"pump":[33],"(SSCP)":[34],"is":[35,61,172],"not":[36],"multiplied":[37],"by":[38,63,78,97],"divider":[40],"ratio,":[41],"improving":[42,109],"in-band":[44],"noise.":[46],"The":[47,87,113,162],"multiphase":[48],"generation":[49],"required":[50,77],"for":[51],"operation":[60],"implemented":[62],"both":[64],"digital-to-time-converter":[66],"(DTC)":[67],"interpolator":[71,90],"reduce":[73],"total":[75],"delay":[76],"DTC,":[80],"thereby":[81],"suppressing":[82],"DTC":[84],"intrinsic":[85],"jitter.":[86],"proposed":[88],"completely":[91],"cancels":[92],"out":[93],"short-current":[95],"path":[96],"redefining":[98],"relationship":[101],"between":[102],"input":[104],"reset":[107],"signal,":[108],"its":[110],"linearity":[111],"significantly.":[112],"class-C":[114],"voltage-controlled":[115],"oscillator":[116],"(VCO)":[117],"consumes":[118,153],"only":[119],"3.2":[120],"mW":[121,155],"at":[122,130,176],"13.76":[123],"GHz":[124],"while":[125],"achieving":[126],"\u2212106-dBc/Hz":[127],"1-MHz":[132],"offset.":[133],"Designed":[134],"fabricated":[136],"40-nm":[138],"CMOS":[139],"technology,":[140],"PLL":[142],"operating":[143],"mode":[152],"10.2":[154],"of":[156,179,182],"power":[157],"from":[158,166],"1-V":[160],"supply.":[161],"rms":[163],"jitter":[164],"integrated":[165],"1":[167],"kHz":[168],"100":[170],"MHz":[171],"111":[173],"fs,":[174],"arriving":[175],"figure":[178],"merit":[180],"(FoM)":[181],"\u2212249":[183],"dB.":[184]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}