{"id":"https://openalex.org/W4214920551","doi":"https://doi.org/10.1109/tvlsi.2022.3151896","title":"A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern","display_name":"A Fully Pipelined FPGA Architecture for Multiscale BRISK Descriptors With a Novel Hardware-Aware Sampling Pattern","publication_year":2022,"publication_date":"2022-03-02","ids":{"openalex":"https://openalex.org/W4214920551","doi":"https://doi.org/10.1109/tvlsi.2022.3151896"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3151896","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3151896","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9775758/09725246.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/92/9775758/09725246.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084646437","display_name":"Sina Ghaffari","orcid":"https://orcid.org/0000-0002-0489-3825"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sina Ghaffari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-0489-3825","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014807583","display_name":"David W. Capson","orcid":"https://orcid.org/0000-0001-6981-780X"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"David W. Capson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0001-6981-780X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011071752","display_name":"Kin Fun Li","orcid":"https://orcid.org/0000-0001-7950-1577"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kin Fun Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada"],"raw_orcid":"https://orcid.org/0000-0001-7950-1577","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I212119943"],"apc_list":null,"apc_paid":null,"fwci":0.0979,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.32420517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"30","issue":"6","first_page":"826","last_page":"839"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10824","display_name":"Image Retrieval and Classification Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8140457272529602},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7972836494445801},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5814597606658936},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.5572425723075867},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5282282829284668},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.46065422892570496},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.45308390259742737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44805383682250977},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.37493106722831726},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.3345537781715393},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.30369430780410767},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08625099062919617},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.0809708833694458}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8140457272529602},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7972836494445801},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5814597606658936},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.5572425723075867},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5282282829284668},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.46065422892570496},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.45308390259742737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44805383682250977},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.37493106722831726},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.3345537781715393},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.30369430780410767},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08625099062919617},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0809708833694458},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3151896","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3151896","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9775758/09725246.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2022.3151896","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3151896","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9775758/09725246.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1793018119","display_name":null,"funder_award_id":"04787","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G2151356856","display_name":null,"funder_award_id":"36401","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320310932","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4214920551.pdf","grobid_xml":"https://content.openalex.org/works/W4214920551.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W1533496907","https://openalex.org/W1596812151","https://openalex.org/W1677409904","https://openalex.org/W1766486746","https://openalex.org/W1973156701","https://openalex.org/W1980911747","https://openalex.org/W1995266040","https://openalex.org/W2019085623","https://openalex.org/W2111589119","https://openalex.org/W2117228865","https://openalex.org/W2141584146","https://openalex.org/W2143018513","https://openalex.org/W2151103935","https://openalex.org/W2161969291","https://openalex.org/W2186984857","https://openalex.org/W2526789383","https://openalex.org/W2528954356","https://openalex.org/W2611205077","https://openalex.org/W2687806740","https://openalex.org/W2786106441","https://openalex.org/W2787275879","https://openalex.org/W2795153424","https://openalex.org/W2807719128","https://openalex.org/W2905525049","https://openalex.org/W2949659807","https://openalex.org/W2964306965","https://openalex.org/W2973417394","https://openalex.org/W2985652222","https://openalex.org/W2998714877","https://openalex.org/W3019880883","https://openalex.org/W3092685717","https://openalex.org/W3121161576","https://openalex.org/W3140256651","https://openalex.org/W6764132751"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399","https://openalex.org/W1974740638","https://openalex.org/W2050127689","https://openalex.org/W2523825820","https://openalex.org/W2100019373"],"abstract_inverted_index":{"Binary":[0],"descriptors":[1,10,35],"have":[2,23],"been":[3,24],"shown":[4,58,96],"to":[5,27,36,97,123,138],"be":[6,98],"faster":[7],"than":[8,101],"nonbinary":[9],"while":[11,145],"producing":[12],"comparable":[13],"results":[14,60],"in":[15,61,131,141],"image":[16,85,151],"matching":[17,152],"applications.":[18,63],"In":[19,64,81],"recent":[20],"years,":[21],"there":[22],"many":[25],"attempts":[26],"design":[28,156],"hardware":[29,75,107],"accelerators":[30],"for":[31,77,88,106],"extraction":[32],"of":[33,42,116,125,128,149,165],"binary":[34,48],"achieve":[37],"higher":[38],"processing":[39],"rates.":[40],"One":[41],"the":[43,47,78,89,102,114,117,120,126,132,147,150],"well-known":[44],"methods":[45],"is":[46,92,95,157],"robust":[49],"invariant":[50],"scalable":[51],"key":[52,121],"point":[53,122],"(BRISK)":[54],"algorithm,":[55,135],"which":[56,94,136],"has":[57],"outstanding":[59],"various":[62],"this":[65],"work,":[66],"we":[67],"propose":[68],"a":[69,83,139,162],"multiscale":[70],"field-programmable":[71],"gate":[72],"array":[73],"(FPGA)-based":[74],"architecture":[76],"BRISK":[79,90,134],"descriptor.":[80],"addition,":[82],"new":[84,110],"sampling":[86,104,111],"pattern":[87,105,112],"algorithm":[91],"described":[93],"more":[99],"efficient":[100],"original":[103,133],"implementation.":[108],"Our":[109,154],"decreases":[113],"size":[115,127],"patches":[118],"containing":[119],"one-quarter":[124],"that":[129],"used":[130],"leads":[137],"reduction":[140],"FPGA":[142],"resource":[143],"utilization":[144],"maintaining":[146],"accuracy":[148],"application.":[153],"proposed":[155],"fully":[158],"pipelined":[159],"and":[160],"achieves":[161],"frame":[163],"rate":[164],"78":[166],"fps":[167],"on":[168],"images":[169],"with":[170],"full":[171],"HD":[172],"resolution.":[173]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}