{"id":"https://openalex.org/W4213152196","doi":"https://doi.org/10.1109/tvlsi.2022.3148327","title":"Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing","display_name":"Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing","publication_year":2022,"publication_date":"2022-02-21","ids":{"openalex":"https://openalex.org/W4213152196","doi":"https://doi.org/10.1109/tvlsi.2022.3148327"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3148327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3148327","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004752153","display_name":"Yue Zhao","orcid":"https://orcid.org/0000-0002-3341-6294"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yue Zhao","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-3341-6294","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072637140","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-3314-1606","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037391840","display_name":"Xiulong Wu","orcid":"https://orcid.org/0000-0002-5012-2570"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-5012-2570","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063284983","display_name":"Qiang Zhao","orcid":"https://orcid.org/0000-0002-0278-5804"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhao","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017413053","display_name":"Wenjuan Lu","orcid":"https://orcid.org/0000-0001-6201-8589"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-6201-8589","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075966974","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-2408-5048","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069364974","display_name":"Zhongzhen Tong","orcid":"https://orcid.org/0000-0001-8907-939X"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongzhen Tong","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-8907-939X","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066523003","display_name":"Junning Chen","orcid":"https://orcid.org/0000-0001-7121-0994"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junning Chen","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5004752153"],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":0.9237,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.72225023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"30","issue":"5","first_page":"566","last_page":"578"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7497614622116089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6711233258247375},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.648380696773529},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6068770885467529},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5806565284729004},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5079212784767151},{"id":"https://openalex.org/keywords/array-data-structure","display_name":"Array data structure","score":0.4620612859725952},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4404185116291046},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4350990056991577},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.42734888195991516},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4229491353034973},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3771671652793884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3554914593696594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19921991229057312},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12757310271263123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12056475877761841},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08828809857368469}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7497614622116089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6711233258247375},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.648380696773529},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6068770885467529},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5806565284729004},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5079212784767151},{"id":"https://openalex.org/C146064661","wikidata":"https://www.wikidata.org/wiki/Q186152","display_name":"Array data structure","level":2,"score":0.4620612859725952},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4404185116291046},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4350990056991577},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.42734888195991516},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4229491353034973},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3771671652793884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3554914593696594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19921991229057312},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12757310271263123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12056475877761841},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08828809857368469},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3148327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3148327","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2970710660","display_name":null,"funder_award_id":"U19A2074","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5582252795","display_name":null,"funder_award_id":"61934005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7045866682","display_name":null,"funder_award_id":"2018YFB2202602","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G7486237554","display_name":null,"funder_award_id":"62074001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1601138654","https://openalex.org/W1974303716","https://openalex.org/W1997559019","https://openalex.org/W2096027555","https://openalex.org/W2132558420","https://openalex.org/W2139155177","https://openalex.org/W2146276996","https://openalex.org/W2150572079","https://openalex.org/W2331783522","https://openalex.org/W2412363831","https://openalex.org/W2527492855","https://openalex.org/W2591601611","https://openalex.org/W2769224948","https://openalex.org/W2771238178","https://openalex.org/W2775637085","https://openalex.org/W2782511028","https://openalex.org/W2790556218","https://openalex.org/W2904299207","https://openalex.org/W2964176059","https://openalex.org/W2966524683","https://openalex.org/W2966878541","https://openalex.org/W2976137532","https://openalex.org/W2981124343","https://openalex.org/W2990591126","https://openalex.org/W3000301330","https://openalex.org/W3011368285","https://openalex.org/W3043783230","https://openalex.org/W3044878782","https://openalex.org/W3097655915","https://openalex.org/W3104353813","https://openalex.org/W3134925155","https://openalex.org/W3138084750","https://openalex.org/W3139521791","https://openalex.org/W3164913974","https://openalex.org/W3185825217","https://openalex.org/W4232909776","https://openalex.org/W6775788069"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W2142941833","https://openalex.org/W2009550219","https://openalex.org/W2147743511","https://openalex.org/W2181798140","https://openalex.org/W4285257158","https://openalex.org/W4239620147","https://openalex.org/W2898989424","https://openalex.org/W1928025959","https://openalex.org/W2562656030"],"abstract_inverted_index":{"Frequent":[0],"to-and-from":[1],"data":[2],"transfers":[3],"in":[4,33,124,140,191],"the":[5,10,15,37,69,73,78,82,88,102,119,137,141,151,156,192],"von":[6,21],"Neumann":[7,22],"architecture":[8],"limit":[9],"overall":[11],"throughput.":[12],"One":[13],"of":[14,39,72,90,118,136,168],"promising":[16],"approaches":[17],"used":[18],"to":[19,30,35,77,154],"overcome":[20],"bottleneck":[23],"is":[24,114,122,158],"in-memory":[25],"computing":[26,32],"(IMC)":[27],"that":[28],"aims":[29],"embed":[31],"memory":[34,52,121],"reduce":[36],"transfer":[38],"memory-processor":[40],"data.":[41],"This":[42],"study":[43],"proposes":[44],"a":[45,56,109,125,179],"configurable":[46,83],"6-transistor":[47],"(6T)":[48],"static":[49],"random":[50],"access":[51],"(SRAM)":[53],"array":[54],"with":[55],"multilevel":[57,63],"shared":[58,64],"structure":[59,65,84],"for":[60],"IMC.":[61],"A":[62],"can":[66,85],"effectively":[67],"improve":[68],"utilization":[70],"rate":[71],"module.":[74],"In":[75],"addition":[76],"conventional":[79],"SRAM":[80],"operation,":[81],"also":[86],"perform":[87],"sum":[89],"absolute":[91],"differences":[92],"(SAD)":[93],"and":[94,143,163,171,185,194],"Hamming":[95],"distance":[96],"(HD)":[97],"calculations.":[98],"To":[99],"quickly":[100],"identify":[101],"minimum":[103],"value":[104],"among":[105],"multiple":[106],"calculation":[107],"results,":[108],"four-input":[110,152],"sense":[111],"amplifier":[112],"(SA)":[113],"proposed.":[115],"The":[116,129,146,161],"performance":[117],"proposed":[120],"simulated":[123],"65-nm":[126],"CMOS":[127],"process.":[128],"post-layout":[130],"simulation":[131],"results":[132],"show":[133],"good":[134],"linearity":[135],"multirow":[138],"read":[139],"SAD":[142,162,193],"HD":[144,164,195],"modes.":[145],"mean":[147],"time":[148],"required":[149],"by":[150],"SA":[153],"obtain":[155],"result":[157],"190":[159],"ps.":[160],"calculations":[165],"yield":[166],"consumptions":[167],"67.44":[169],"fJ/byte":[170],"0.64":[172],"fJ/bit,":[173],"respectively,":[174],"at":[175,188],"0.8":[176,189],"V.":[177],"Furthermore,":[178],"single":[180],"column-sharing":[181],"comparator":[182],"consumes":[183],"2.78":[184],"3.41":[186],"pJ":[187],"V":[190],"modes,":[196],"respectively.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
