{"id":"https://openalex.org/W3210386623","doi":"https://doi.org/10.1109/tvlsi.2021.3120653","title":"A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages","display_name":"A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W3210386623","doi":"https://doi.org/10.1109/tvlsi.2021.3120653","mag":"3210386623"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3120653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3120653","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078395317","display_name":"Ming Ling","orcid":"https://orcid.org/0000-0002-8866-7189"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Ling","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-8866-7189","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071939085","display_name":"Qingde Lin","orcid":"https://orcid.org/0000-0003-1195-6115"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingde Lin","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-1195-6115","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004784706","display_name":"Ke Tan","orcid":"https://orcid.org/0000-0003-2237-820X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ke Tan","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-2237-820X","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057372251","display_name":"Tianxiang Shao","orcid":"https://orcid.org/0000-0003-4593-7756"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxiang Shao","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078618657","display_name":"Shan Shen","orcid":"https://orcid.org/0000-0003-1383-463X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shan Shen","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-8379-0321","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3051,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57662827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"29","issue":"12","first_page":"2197","last_page":"2209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9436322450637817},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6147292256355286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5783635377883911},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.566581130027771},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4773033857345581},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46899914741516113},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41331619024276733},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4044203758239746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3976386785507202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20375582575798035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14692819118499756}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9436322450637817},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6147292256355286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5783635377883911},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.566581130027771},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4773033857345581},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46899914741516113},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41331619024276733},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4044203758239746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3976386785507202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20375582575798035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14692819118499756},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3120653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3120653","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[{"id":"https://openalex.org/G2396178287","display_name":null,"funder_award_id":"61974024","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1527341092","https://openalex.org/W1584613780","https://openalex.org/W1991661852","https://openalex.org/W2037856705","https://openalex.org/W2039940348","https://openalex.org/W2106339466","https://openalex.org/W2119520935","https://openalex.org/W2153619491","https://openalex.org/W2164113492","https://openalex.org/W2166176901","https://openalex.org/W2289910803","https://openalex.org/W2402693132","https://openalex.org/W2538519144","https://openalex.org/W2762871512","https://openalex.org/W2806278919","https://openalex.org/W2904442453","https://openalex.org/W2963255460","https://openalex.org/W2966870437","https://openalex.org/W2972279655","https://openalex.org/W2979287008","https://openalex.org/W2986266962","https://openalex.org/W3035974875","https://openalex.org/W3091858780","https://openalex.org/W3144413718","https://openalex.org/W4236432903","https://openalex.org/W6631707073","https://openalex.org/W6634950698","https://openalex.org/W6648162073","https://openalex.org/W6648255989"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W3211992815","https://openalex.org/W1976168335","https://openalex.org/W2119025037"],"abstract_inverted_index":{"To":[0,117],"improve":[1],"the":[2,17,43,56,64,68,74,77,104,107,110,114,119,138,143,157,164,167,178,205,230],"performance":[3,174],"of":[4,58,90,109,121,128,137,177,207,210,233],"SRAM":[5,19],"in":[6],"caches":[7,52,93,141,169],"under":[8,186],"near-threshold":[9],"voltages,":[10],"several":[11],"timing":[12,50,66],"speculation":[13,51],"techniques,":[14],"such":[15],"as":[16],"cross-sensing":[18],"(CS-SRAM),":[20],"are":[21],"proposed.":[22],"Meanwhile,":[23],"for":[24],"a":[25,88,95,124,131,172],"given":[26],"process,":[27],"voltage,":[28],"and":[29,106,130,163,192,217,245],"temperature":[30],"(PVT)":[31],"condition,":[32],"CS-SRAM":[33,129],"has":[34],"an":[35],"optimal":[36,69,115],"bitline":[37],"discharging":[38],"time":[39],"(TBL)":[40],"to":[41,62,67,113,156,220],"achieve":[42,171],"lowest":[44,78],"average":[45,79],"access":[46,65,81],"latency.":[47],"However,":[48],"existing":[49],"do":[53],"not":[54],"track":[55],"variations":[57],"different":[59,223,248],"PVT":[60,96],"conditions":[61],"adjust":[63],"TBL":[70,105],"point,":[71],"on":[72,146],"which":[73,101],"system":[75,111,145],"possesses":[76],"memory":[80,182],"time.":[82],"In":[83,201],"this":[84],"article,":[85],"we":[86,203],"propose":[87],"design":[89,185],"CS-SRAM-based":[91],"L1":[92,140],"with":[94,142,195,239,242,247],"autotracking":[97],"mechanism,":[98],"namely":[99],"TS-PULP,":[100,228],"adjusts":[102],"both":[103],"frequency":[108],"clock":[112],"points.":[116],"quantify":[118],"improvement":[120],"our":[122],"approach,":[123],"cycle-accurate":[125],"RTL":[126,161],"model":[127],"field-programmable":[132],"gate":[133],"array":[134],"(FPGA)":[135],"prototype":[136],"proposed":[139,168,226],"open-source":[144],"chip":[147,199],"(SoC)":[148],"platform":[149],"PULP":[150,184,241],"have":[151],"also":[152],"been":[153],"implemented.":[154],"According":[155],"evaluation":[158],"results":[159],"from":[160],"simulations":[162],"FPGA":[165],"prototype,":[166],"can":[170],"similar":[173],"(over":[175],"80%)":[176],"original":[179],"standard":[180],"cell":[181],"(SCM)-based":[183],"TSMC":[187],"28":[188],"nm":[189],"0.5":[190],"V":[191],"25":[193],"\u00b0C":[194],"only":[196],"about":[197],"30%":[198],"area.":[200],"addition,":[202],"introduced":[204],"figure":[206],"merit":[208],"(FOM)":[209],"million":[211],"instructions":[212],"per":[213],"second":[214],"(MIPS),":[215],"area,":[216],"energy":[218],"(MAE)":[219],"comprehensively":[221],"evaluate":[222],"approaches.":[224],"The":[225],"scheme,":[227],"achieves":[229],"best":[231],"FOM":[232],"MAE":[234],"among":[235],"four":[236],"architectures":[237],"(PULP":[238],"SCM,":[240],"SRAM,":[243],"TS-cache,":[244],"TS-PULP)":[246],"cache":[249],"sizes.":[250]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}