{"id":"https://openalex.org/W3214891352","doi":"https://doi.org/10.1109/tvlsi.2021.3114580","title":"Corrections to \u201cAn Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation\u201d [Apr 21 667-676]","display_name":"Corrections to \u201cAn Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FPGA Implementation\u201d [Apr 21 667-676]","publication_year":2021,"publication_date":"2021-12-01","ids":{"openalex":"https://openalex.org/W3214891352","doi":"https://doi.org/10.1109/tvlsi.2021.3114580","mag":"3214891352"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3114580","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3114580","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9686552/09631964.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/92/9686552/09631964.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001141746","display_name":"Moslem Heidarpur","orcid":"https://orcid.org/0000-0002-4116-0778"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Moslem Heidarpur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042170452","display_name":"Mitra Mirhassani","orcid":"https://orcid.org/0000-0001-8512-6427"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mitra Mirhassani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001141746"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45036419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"30","issue":"1","first_page":"112","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8826953172683716},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7882180213928223},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.6219910383224487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5703117251396179},{"id":"https://openalex.org/keywords/acronym","display_name":"Acronym","score":0.5589912533760071},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4609656035900116},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40547609329223633},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26082643866539},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.234075129032135},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1622738242149353},{"id":"https://openalex.org/keywords/philosophy","display_name":"Philosophy","score":0.04686117172241211}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8826953172683716},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7882180213928223},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.6219910383224487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5703117251396179},{"id":"https://openalex.org/C482391","wikidata":"https://www.wikidata.org/wiki/Q101244","display_name":"Acronym","level":2,"score":0.5589912533760071},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4609656035900116},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40547609329223633},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26082643866539},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.234075129032135},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1622738242149353},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.04686117172241211},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3114580","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3114580","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9686552/09631964.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2021.3114580","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3114580","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/9686552/09631964.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3214891352.pdf","grobid_xml":"https://content.openalex.org/works/W3214891352.grobid-xml"},"referenced_works_count":1,"referenced_works":["https://openalex.org/W3130406170"],"related_works":["https://openalex.org/W4224143833","https://openalex.org/W2768246685","https://openalex.org/W2599055196","https://openalex.org/W4319323735","https://openalex.org/W2386275453","https://openalex.org/W2360596780","https://openalex.org/W2361826146","https://openalex.org/W4281295723","https://openalex.org/W2351723073","https://openalex.org/W2395601077"],"abstract_inverted_index":{"In":[0],"the":[1,11,14,16],"above":[2],"article":[3],"<xref":[4],"ref-type=\"bibr\"":[5],"rid=\"ref1\"":[6],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[7],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">[1]</xref>":[8],",":[9],"in":[10],"title":[12,26],"of":[13],"article,":[15],"acronym":[17],"FPGA":[18,38],"was":[19],"incorrectly":[20],"used":[21],"as":[22],"FGPA.":[23],"The":[24],"correct":[25],"should":[27],"be":[28],"\u201cAn":[29],"Efficient":[30],"and":[31],"High-Speed":[32],"Overlap-Free":[33],"Karatsuba-Based":[34],"Finite-Field":[35],"Multiplier":[36],"for":[37],"Implementation.\u201d":[39]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}