{"id":"https://openalex.org/W3200688523","doi":"https://doi.org/10.1109/tvlsi.2021.3109824","title":"Timing Variability-Aware Analysis and Optimization for Variable-Latency Designs","display_name":"Timing Variability-Aware Analysis and Optimization for Variable-Latency Designs","publication_year":2021,"publication_date":"2021-09-15","ids":{"openalex":"https://openalex.org/W3200688523","doi":"https://doi.org/10.1109/tvlsi.2021.3109824","mag":"3200688523"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3109824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3109824","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036262299","display_name":"Ning-Chi Huang","orcid":"https://orcid.org/0000-0003-4663-9099"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ning-Chi Huang","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-4663-9099","affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025548203","display_name":"Chao-Wei Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I4210111328","display_name":"Novatek Microelectronics (Taiwan)","ror":"https://ror.org/02s6rdg38","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210111328"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Wei Cheng","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","Novatek Microelectronics Corporation, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Novatek Microelectronics Corporation, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210111328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.1625,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45581659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":"30","issue":"1","first_page":"81","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.8381351828575134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5875135064125061},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5801875591278076},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4594569802284241},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.45904746651649475},{"id":"https://openalex.org/keywords/particle-swarm-optimization","display_name":"Particle swarm optimization","score":0.41966187953948975},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41124850511550903},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.23812174797058105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23562398552894592},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1890033781528473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18358546495437622},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15175408124923706}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.8381351828575134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5875135064125061},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5801875591278076},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4594569802284241},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45904746651649475},{"id":"https://openalex.org/C85617194","wikidata":"https://www.wikidata.org/wiki/Q2072794","display_name":"Particle swarm optimization","level":2,"score":0.41966187953948975},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41124850511550903},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.23812174797058105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23562398552894592},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1890033781528473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18358546495437622},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15175408124923706},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3109824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3109824","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1965738274","https://openalex.org/W2006589289","https://openalex.org/W2051865944","https://openalex.org/W2075144871","https://openalex.org/W2088115909","https://openalex.org/W2110722301","https://openalex.org/W2113728962","https://openalex.org/W2122393626","https://openalex.org/W2129267471","https://openalex.org/W2150959181","https://openalex.org/W2155458498","https://openalex.org/W2156628821","https://openalex.org/W2169281837","https://openalex.org/W2170333286","https://openalex.org/W2172629440","https://openalex.org/W2411463051","https://openalex.org/W2532592918","https://openalex.org/W2613115383","https://openalex.org/W3145331805","https://openalex.org/W4233474994","https://openalex.org/W6633746329","https://openalex.org/W6679644487"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W2117925677","https://openalex.org/W2110367374","https://openalex.org/W3140640533","https://openalex.org/W2014777185","https://openalex.org/W1570180536","https://openalex.org/W4386492228"],"abstract_inverted_index":{"Circuit":[0],"performance":[1,22],"has":[2],"been":[3],"the":[4,20,55,96,134,173],"key":[5],"design":[6,13],"constraint":[7],"for":[8,18,52,68,82,142],"over":[9],"a":[10,79,84,99,114],"decade.":[11],"Variable-latency":[12],"(VLD)":[14],"paradigm":[15],"was":[16],"proposed":[17,135],"optimizing":[19],"overall":[21],"in":[23,42,113,157],"terms":[24],"of":[25,46,57,65,166],"throughput.":[26],"In":[27,74],"addition,":[28],"process":[29],"variations":[30],"(PVs)":[31],"and":[32,63,87,91,176],"aging":[33],"effects":[34],"manifest":[35],"themselves":[36],"as":[37],"gate":[38,100,158],"delay":[39],"shifts,":[40],"which":[41],"turn":[43],"cause":[44],"variability":[45,59,156],"circuit":[47,66,86],"timing":[48,58,67,127,140,164],"(timing":[49],"variability).":[50,128],"Required":[51],"dealing":[53],"with":[54],"impact":[56],"better,":[60],"detailed":[61],"evaluation":[62],"analysis":[64],"VLD":[69,85,121],"are":[70],"actually":[71],"not":[72],"straightforward.":[73],"this":[75],"article,":[76],"we":[77],"present":[78],"systematic":[80],"methodology":[81],"analyzing":[83],"identifying":[88],"critical":[89],"one-cycle":[90],"two-cycle":[92],"paths/gates.":[93],"Based":[94],"on":[95],"criticality":[97],"analysis,":[98],"sizing":[101],"framework":[102,136],"using":[103],"particle":[104],"swarm":[105],"optimization":[106],"(PSO)":[107],"is":[108],"proposed.":[109],"Our":[110],"objective":[111],"is,":[112],"less":[115],"pessimistic":[116],"fashion,":[117],"to":[118,126,152],"make":[119],"constructed":[120],"circuits":[122],"better":[123],"(less":[124],"vulnerable":[125],"The":[129],"experimental":[130],"results":[131],"show":[132],"that":[133,145],"can":[137,149,168,179],"generate":[138],"extra":[139,163],"margins":[141],"VLD,":[143],"such":[144],"process-induced":[146],"error":[147],"rate":[148],"be":[150,169,180],"reduced":[151,181],"0%\u20130.1%":[153],"under":[154],"10%":[155],"delay.":[159],"On":[160],"average,":[161],"an":[162],"margin":[165],"11.48%":[167],"obtained":[170],"without":[171],"lengthening":[172],"clock":[174],"period,":[175],"1.52%":[177],"area":[178],"simultaneously.":[182]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2025-10-10T00:00:00"}