{"id":"https://openalex.org/W3197367315","doi":"https://doi.org/10.1109/tvlsi.2021.3106014","title":"An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications","display_name":"An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications","publication_year":2021,"publication_date":"2021-08-31","ids":{"openalex":"https://openalex.org/W3197367315","doi":"https://doi.org/10.1109/tvlsi.2021.3106014","mag":"3197367315"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3106014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3106014","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034596339","display_name":"Ahmed S. Emara","orcid":"https://orcid.org/0000-0002-7329-7795"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ahmed S. Emara","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7329-7795","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070083395","display_name":"Denis Romanov","orcid":"https://orcid.org/0000-0002-6871-6553"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Denis Romanov","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-6871-6553","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4880-0272","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000822442","display_name":"Sadok Aouini","orcid":"https://orcid.org/0000-0002-6303-705X"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadok Aouini","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-6303-705X","affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081859264","display_name":"Soheyl Ziabakhsh","orcid":"https://orcid.org/0000-0001-9732-8704"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Soheyl Ziabakhsh","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9732-8704","affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049011969","display_name":"Mahdi Parvizi","orcid":"https://orcid.org/0000-0003-4848-9469"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mahdi Parvizi","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026434083","display_name":"Naim Ben\u2010Hamida","orcid":"https://orcid.org/0000-0002-4031-2725"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Naim Ben-Hamida","raw_affiliation_strings":["Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4031-2725","affiliations":[{"raw_affiliation_string":"Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8491,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.6990242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"29","issue":"11","first_page":"1861","last_page":"1874"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.48863011598587036},{"id":"https://openalex.org/keywords/sigma","display_name":"Sigma","score":0.45442038774490356},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.43020930886268616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4145176112651825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3984594941139221},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.39321526885032654},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.38905996084213257},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.30118000507354736},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22844547033309937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21551501750946045},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14209789037704468}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.48863011598587036},{"id":"https://openalex.org/C2778049214","wikidata":"https://www.wikidata.org/wiki/Q7512234","display_name":"Sigma","level":2,"score":0.45442038774490356},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.43020930886268616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4145176112651825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3984594941139221},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39321526885032654},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.38905996084213257},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.30118000507354736},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22844547033309937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21551501750946045},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14209789037704468},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3106014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3106014","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1492167794","https://openalex.org/W1569010608","https://openalex.org/W1595368737","https://openalex.org/W1761467716","https://openalex.org/W1971787350","https://openalex.org/W2003887489","https://openalex.org/W2014022260","https://openalex.org/W2051409359","https://openalex.org/W2055862872","https://openalex.org/W2072663176","https://openalex.org/W2084128131","https://openalex.org/W2100427892","https://openalex.org/W2108180215","https://openalex.org/W2114504404","https://openalex.org/W2125270192","https://openalex.org/W2135919709","https://openalex.org/W2151177668","https://openalex.org/W2159029162","https://openalex.org/W2167896761","https://openalex.org/W2293521946","https://openalex.org/W2398049675","https://openalex.org/W2460589855","https://openalex.org/W2609725753","https://openalex.org/W2787573408","https://openalex.org/W2900411301","https://openalex.org/W2969667166","https://openalex.org/W3006464937","https://openalex.org/W3007406817","https://openalex.org/W3018671157","https://openalex.org/W3047855721","https://openalex.org/W6663193490","https://openalex.org/W6680208879","https://openalex.org/W6737222817"],"related_works":["https://openalex.org/W2504004674","https://openalex.org/W3014521742","https://openalex.org/W2498744856","https://openalex.org/W1595229445","https://openalex.org/W4390482104","https://openalex.org/W322408318","https://openalex.org/W149041114","https://openalex.org/W2963177394","https://openalex.org/W2768225710","https://openalex.org/W4233608695"],"abstract_inverted_index":{"Sigma\u2013delta":[0],"(":[1],"<inline-formula":[2,36,81,115,162,230],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3,37,82,116,163,195,208,231],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[4,38,83,117,164,232],"<tex-math":[5,39,84,118,165,233],"notation=\"LaTeX\">$\\Sigma":[6,40,85,119,166,234],"\\Delta$":[7],"</tex-math></inline-formula>":[8,43,88,122,169,237],")":[9],"digital-to-analog":[10],"converters":[11],"(DACs)":[12],"are":[13,80,124],"commonly":[14],"used":[15],"to":[16,174],"realize":[17],"programmable":[18],"dc":[19],"voltage":[20],"generators":[21],"in":[22,185,272],"built-in":[23],"self-test":[24],"(BIST)":[25],"schemes,":[26],"largely":[27],"on":[28],"account":[29],"of":[30,48,111,153,197,249],"their":[31],"high":[32],"linearity.":[33],"Unfortunately,":[34],"such":[35],"\\Delta":[41,86,120,167,235],"$":[42,87,121,168,236],"-DACs":[44],"require":[45],"large":[46,57],"amounts":[47],"digital":[49],"memory":[50,100,157,186,253,273],"and":[51,99],"a":[52,56,64,105,182,269],"reconstruction":[53],"filter":[54,95],"with":[55,220],"silicon":[58,198,216],"area":[59,217],"footprint.":[60],"In":[61],"this":[62],"article,":[63],"segmented":[65,114,189,229],"DAC":[66,91],"architecture":[67,72,239],"is":[68,73,132,180,268],"proposed.":[69],"The":[70,109,130,188,243],"proposed":[71],"realized":[74],"using":[75,112,126,137,240],"two":[76,93,127],"sub-DACs,":[77],"where":[78],"both":[79],"-based.":[89],"This":[90,179,267],"provides":[92],"advantages:":[94],"footprint":[96],"size":[97],"reduction":[98],"savings,":[101],"thereby":[102],"allowing":[103],"for":[104,210,263],"simpler":[106],"BIST":[107],"solution.":[108],"benefits":[110],"the":[113,138,148,176,201,211,228,256,264],"-DAC":[123,170,238],"shown":[125,146],"experimental":[128],"prototypes.":[129],"first":[131],"an":[133,160],"IC":[134,149],"prototype":[135,190,226,245],"design":[136,203],"TSMC":[139],"65-nm":[140],"CMOS":[141],"technology.":[142],"It":[143],"will":[144],"be":[145],"that":[147],"achieves":[150,246],"12":[151],"bits":[152,248,262],"resolution":[154,250],"from":[155,251],"1020":[156,252],"elements,":[158,254],"whereas":[159,200,255],"unsegmented":[161,202,222,257],"uses":[171,259],"4095":[172],"elements":[173],"obtain":[175],"same":[177,212,265],"resolution.":[178,213,266],"about":[181],"75%":[183],"savings":[184,218],"elements.":[187,274],"occupies":[191,204],"0.5":[192],"mm":[193,206],"<sup":[194,207],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[196,209],"area,":[199],"0.77":[205],"A":[214,224],"35%":[215],"compared":[219],"its":[221],"counterpart.":[223],"second":[225],"implements":[227],"discrete":[241,244],"components.":[242],"16":[247],"counterpart":[258],"65":[260],"535":[261],"98%":[270],"saving":[271]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}