{"id":"https://openalex.org/W3190093128","doi":"https://doi.org/10.1109/tvlsi.2021.3098171","title":"A Wide-Range All-Digital Delay-Locked Loop for DDR1\u2013DDR5 Applications","display_name":"A Wide-Range All-Digital Delay-Locked Loop for DDR1\u2013DDR5 Applications","publication_year":2021,"publication_date":"2021-08-06","ids":{"openalex":"https://openalex.org/W3190093128","doi":"https://doi.org/10.1109/tvlsi.2021.3098171","mag":"3190093128"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3098171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3098171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102929760","display_name":"Chih-Wei Tsai","orcid":"https://orcid.org/0000-0002-0315-7607"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-0315-7607","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101946608","display_name":"Yu\u2010Ting Chiu","orcid":"https://orcid.org/0000-0001-7130-5141"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]},{"id":"https://openalex.org/I4210161555","display_name":"United Microelectronics (Taiwan)","ror":"https://ror.org/0580qje17","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210161555"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ting Chiu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","Elite Semi-conductor Microelectronics Technology, Inc., Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0001-7130-5141","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Elite Semi-conductor Microelectronics Technology, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210161555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029344336","display_name":"Yo\u2010Hao Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yo-Hao Tu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","MediaTek, Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101981427","display_name":"Kuo\u2010Hsing Cheng","orcid":"https://orcid.org/0000-0002-0997-5264"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-0997-5264","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan City, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2045,"currency":"USD","value_usd":2045},"apc_paid":null,"fwci":0.9753,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.72996366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"29","issue":"10","first_page":"1720","last_page":"1729"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7910574078559875},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5926555395126343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5019571781158447},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4932998716831207},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.46657928824424744},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4647929072380066},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46325454115867615},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.29069626331329346},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22566449642181396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19602027535438538}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7910574078559875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5926555395126343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5019571781158447},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4932998716831207},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.46657928824424744},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4647929072380066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46325454115867615},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.29069626331329346},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22566449642181396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19602027535438538},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3098171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3098171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[{"id":"https://openalex.org/G3376657990","display_name":"Advanced High Speed Serial Link Technology","funder_award_id":"MOST105-2218-E008-009","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2021452744","https://openalex.org/W2025485434","https://openalex.org/W2039610459","https://openalex.org/W2052293768","https://openalex.org/W2057790510","https://openalex.org/W2082030077","https://openalex.org/W2086336002","https://openalex.org/W2162720403","https://openalex.org/W2166287616","https://openalex.org/W2277822878","https://openalex.org/W2281903249","https://openalex.org/W2493823165","https://openalex.org/W2790711866","https://openalex.org/W2980922935","https://openalex.org/W3008397091","https://openalex.org/W3130411624","https://openalex.org/W3137507009"],"related_works":["https://openalex.org/W1502047864","https://openalex.org/W2898479400","https://openalex.org/W2735947162","https://openalex.org/W1968064324","https://openalex.org/W2558486654","https://openalex.org/W1550227479","https://openalex.org/W2021301020","https://openalex.org/W3149081039","https://openalex.org/W1965937483","https://openalex.org/W2081519689"],"abstract_inverted_index":{"A":[0],"high-speed":[1],"wide-range":[2],"all-digital":[3],"delay-locked":[4,27],"loop":[5,28],"(ADDLL)":[6],"suitable":[7],"for":[8],"double":[9],"data":[10],"rate":[11],"(DDR1)\u2013DDR5":[12],"applications":[13],"is":[14,52],"proposed.":[15],"The":[16,79,89,117],"proposed":[17,99],"architecture":[18,51],"combines":[19],"the":[20,33,45,49,94,98,108,125],"advantages":[21],"of":[22,48,97],"synchronous":[23],"mirror":[24],"delay":[25],"and":[26,58,107,124],"(DLL),":[29],"which":[30],"can":[31],"solve":[32],"dynamic":[34],"tracking":[35],"problem":[36],"without":[37],"requiring":[38],"a":[39,69,75],"long":[40],"locking":[41,56],"time.":[42],"In":[43],"addition,":[44],"operating":[46,95],"range":[47,96],"aforementioned":[50],"extended":[53],"through":[54],"harmonic":[55],"detection":[57],"autocalibration":[59],"technologies.":[60],"For":[61],"verification,":[62],"an":[63],"experimental":[64],"chip":[65],"was":[66,101,112,120,130],"fabricated":[67],"using":[68],"90-nm":[70],"standard":[71],"CMOS":[72],"process":[73],"with":[74],"1-V":[76],"power":[77],"supply.":[78],"core":[80],"area":[81],"occupies":[82],"381$\\mu":[83],"\\text":[84],"{m}":[85],"\\times":[86],"234\\,\\,\\mu":[87],"\\text{m}$.":[88],"measurement":[90],"results":[91],"indicate":[92],"that":[93],"ADDLL":[100],"from":[102],"0.1":[103],"to":[104],"2.7":[105],"GHz,":[106],"peak-to-peak":[109],"period":[110],"jitter":[111],"less":[113,121],"than":[114,122],"5":[115],"ps.":[116],"output":[118],"error":[119,129],"1.9%,":[123],"maximum":[126],"quadrature":[127],"phase":[128],"3.61\u00b0.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2025-10-10T00:00:00"}