{"id":"https://openalex.org/W3177661907","doi":"https://doi.org/10.1109/tvlsi.2021.3092421","title":"X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan","display_name":"X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan","publication_year":2021,"publication_date":"2021-07-07","ids":{"openalex":"https://openalex.org/W3177661907","doi":"https://doi.org/10.1109/tvlsi.2021.3092421","mag":"3177661907"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3092421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3092421","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049673648","display_name":"Yingdi Liu","orcid":"https://orcid.org/0000-0002-0991-1527"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingdi Liu","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-0991-1527","affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074272792","display_name":"Sylwester Milewski","orcid":null},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Sylwester Milewski","raw_affiliation_strings":["Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Grzegorz Mrugalski","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nilanjan Mukherjee","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-2124-447X","affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"raw_orcid":"https://orcid.org/0000-0001-9722-2344","affiliations":[{"raw_affiliation_string":"Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063414459","display_name":"Bartosz Wlodarczak","orcid":null},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Bartosz Wlodarczak","raw_affiliation_strings":["Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computing and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0426,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86588311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"29","issue":"8","first_page":"1553","last_page":"1566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.7828873991966248},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6743531823158264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6276791095733643},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6019242405891418},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5833153128623962},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5619199275970459},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5289872884750366},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4984421730041504},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4973192512989044},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4853912591934204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4683757424354553},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44281885027885437},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4355964660644531},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43358537554740906},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.42130139470100403},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3693188726902008},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3478488028049469},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3221108317375183},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2856485843658447},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.25481003522872925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24118435382843018},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13429629802703857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11116534471511841},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10580313205718994},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09053850173950195}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.7828873991966248},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6743531823158264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6276791095733643},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6019242405891418},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5833153128623962},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5619199275970459},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5289872884750366},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4984421730041504},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4973192512989044},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4853912591934204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4683757424354553},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44281885027885437},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4355964660644531},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43358537554740906},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.42130139470100403},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3693188726902008},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3478488028049469},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3221108317375183},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2856485843658447},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.25481003522872925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24118435382843018},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13429629802703857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11116534471511841},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10580313205718994},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09053850173950195},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3092421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3092421","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1512118669","https://openalex.org/W1527292059","https://openalex.org/W1576951655","https://openalex.org/W1590110141","https://openalex.org/W1592824829","https://openalex.org/W1601643892","https://openalex.org/W1844723944","https://openalex.org/W1863819993","https://openalex.org/W1917503894","https://openalex.org/W1995219977","https://openalex.org/W2019631303","https://openalex.org/W2032361349","https://openalex.org/W2047503024","https://openalex.org/W2067701383","https://openalex.org/W2097417935","https://openalex.org/W2101900253","https://openalex.org/W2107385983","https://openalex.org/W2109401266","https://openalex.org/W2110490782","https://openalex.org/W2111138339","https://openalex.org/W2114204923","https://openalex.org/W2118512592","https://openalex.org/W2120483435","https://openalex.org/W2127737927","https://openalex.org/W2131432014","https://openalex.org/W2131694824","https://openalex.org/W2135819406","https://openalex.org/W2137650995","https://openalex.org/W2140283778","https://openalex.org/W2153336129","https://openalex.org/W2165030600","https://openalex.org/W2169280266","https://openalex.org/W2206871047","https://openalex.org/W2283773712","https://openalex.org/W2802691720","https://openalex.org/W2914473838","https://openalex.org/W2984310215","https://openalex.org/W3090985793","https://openalex.org/W3124468902","https://openalex.org/W4233616805","https://openalex.org/W6655113542","https://openalex.org/W6759320793","https://openalex.org/W6769507688","https://openalex.org/W6789640088"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2131499522","https://openalex.org/W2129124567","https://openalex.org/W3088373974","https://openalex.org/W2167571917","https://openalex.org/W2189059878","https://openalex.org/W2146547687","https://openalex.org/W2620614665","https://openalex.org/W2110102663","https://openalex.org/W2049913894"],"abstract_inverted_index":{"Hybrid":[0],"test":[1,5,45,70,74,110,209,212],"schemes":[2,42,77],"comprising":[3],"on-chip":[4],"compression":[6],"and":[7,25,40,72,118,194,211],"logic":[8],"built-in":[9],"self-test":[10],"are":[11,37],"expected":[12],"to":[13,51,62,136,161,170,182],"play":[14],"a":[15,90,152,162,207],"pivotal":[16],"role":[17],"in":[18,134],"the":[19,156,166,197],"design":[20],"of":[21,97,115,196,204],"new":[22,91,163],"integrated":[23],"circuits":[24],"delivering":[26],"high":[27],"quality":[28],"tests.":[29],"As":[30],"architectural":[31],"differences":[32],"between":[33],"these":[34],"two":[35],"paradigms":[36],"gradually":[38,149],"blurring,":[39],"both":[41],"efficiently":[43],"share":[44],"logic,":[46],"they":[47],"become":[48],"more":[49],"vulnerable":[50],"unknown":[52],"(X)":[53],"states":[54],"whose":[55],"sources":[56],"vary":[57],"from":[58],"uninitialized":[59],"memory":[60],"elements":[61],"unwrapped-for-test":[63],"analog":[64],"modules.":[65],"Typically,":[66],"X":[67,100,184],"values":[68],"degrade":[69],"results,":[71],"thus":[73],"response":[75],"compaction":[76],"must":[78],"be":[79],"duly":[80],"protected.":[81],"This":[82],"article":[83,167],"presents":[84],"maXpress-an":[85],"X-tolerant":[86],"tunable":[87],"compactor":[88,153],"deploying":[89],"scan":[92,116,120,131,177],"chain":[93,178],"selection":[94,179],"mechanism":[95],"capable":[96],"completely":[98],"masking":[99],"states,":[101],"as":[102],"required":[103],"by":[104],"many":[105],"in-system":[106],"or":[107],"one-directional":[108],"streaming":[109],"applications,":[111],"within":[112],"redefinable":[113],"groups":[114],"chains":[117,132],"designated":[119],"shift":[121,143],"cycles.":[122],"The":[123],"proposed":[124,198],"scheme":[125,199],"is":[126,148],"also":[127],"supporting":[128],"separate":[129],"observation":[130],"that,":[133],"contrast":[135],"conventional":[137],"scan,":[138],"capture":[139],"faulty":[140],"effects":[141],"every":[142],"cycle,":[144],"while":[145],"their":[146],"content":[147],"shifted":[150],"into":[151],"shared":[154],"with":[155,201],"remaining":[157],"chains.":[158],"In":[159],"addition":[160],"layout-friendly":[164],"architecture,":[165],"proposes":[168],"algorithms":[169],"automate":[171],"maXpress":[172],"control":[173],"settings":[174],"based":[175],"on":[176,206],"rules":[180],"deployed":[181],"suppress":[183],"states.":[185],"Experimental":[186],"results":[187],"obtained":[188],"for":[189],"industrial":[190],"designs":[191],"show":[192],"feasibility":[193],"efficiency":[195],"altogether":[200],"actual":[202],"impact":[203],"X-masking":[205],"resultant":[208],"coverage":[210],"pattern":[213],"counts.":[214]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}