{"id":"https://openalex.org/W3172230466","doi":"https://doi.org/10.1109/tvlsi.2021.3081572","title":"PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers","display_name":"PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers","publication_year":2021,"publication_date":"2021-05-28","ids":{"openalex":"https://openalex.org/W3172230466","doi":"https://doi.org/10.1109/tvlsi.2021.3081572","mag":"3172230466"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3081572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3081572","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020860781","display_name":"Fei Lyu","orcid":"https://orcid.org/0000-0003-2282-1574"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Lyu","raw_affiliation_strings":["School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-2282-1574","affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066254008","display_name":"Zhelong Mao","orcid":"https://orcid.org/0000-0003-0497-8906"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhelong Mao","raw_affiliation_strings":["School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0003-0497-8906","affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080552363","display_name":"Jin Zhang","orcid":"https://orcid.org/0000-0002-6691-5612"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin Zhang","raw_affiliation_strings":["School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445235","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0002-5561-4435"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063032740","display_name":"Yuanyong Luo","orcid":"https://orcid.org/0000-0002-4450-066X"},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyong Luo","raw_affiliation_strings":["Linx Laboratory, Huawei Corporation, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-4450-066X","affiliations":[{"raw_affiliation_string":"Linx Laboratory, Huawei Corporation, Shenzhen, China","institution_ids":["https://openalex.org/I2250955327"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8819,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.87453656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":"29","issue":"7","first_page":"1470","last_page":"1474"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6704388856887817},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.6430005431175232},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6352193355560303},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.5932738184928894},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.5505868196487427},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"Fixed-point arithmetic","score":0.510043203830719},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49942731857299805},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4637741446495056},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4625057578086853},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4269990921020508},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4112422466278076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.358786940574646},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3298393189907074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27848517894744873},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1727832853794098}],"concepts":[{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6704388856887817},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.6430005431175232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6352193355560303},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.5932738184928894},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.5505868196487427},{"id":"https://openalex.org/C163973906","wikidata":"https://www.wikidata.org/wiki/Q649900","display_name":"Fixed-point arithmetic","level":3,"score":0.510043203830719},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49942731857299805},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4637741446495056},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4625057578086853},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4269990921020508},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4112422466278076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.358786940574646},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3298393189907074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27848517894744873},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1727832853794098},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3081572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3081572","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1212163249","display_name":null,"funder_award_id":"jit-b-201907","funder_id":"https://openalex.org/F4320327505","funder_display_name":"Jinling Institute of Technology"},{"id":"https://openalex.org/G4285791578","display_name":null,"funder_award_id":"19KJB510038","funder_id":"https://openalex.org/F4320335440","funder_display_name":"Natural Science Research of Jiangsu Higher Education Institutions of China"},{"id":"https://openalex.org/G605897713","display_name":null,"funder_award_id":"jit-fhxm-2007","funder_id":"https://openalex.org/F4320327505","funder_display_name":"Jinling Institute of Technology"},{"id":"https://openalex.org/G7748979620","display_name":null,"funder_award_id":"19KJB510029","funder_id":"https://openalex.org/F4320335440","funder_display_name":"Natural Science Research of Jiangsu Higher Education Institutions of China"}],"funders":[{"id":"https://openalex.org/F4320327505","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62"},{"id":"https://openalex.org/F4320335440","display_name":"Natural Science Research of Jiangsu Higher Education Institutions of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2068488786","https://openalex.org/W2110953186","https://openalex.org/W2113542749","https://openalex.org/W2144398730","https://openalex.org/W2581495004","https://openalex.org/W2591659919","https://openalex.org/W2786511506","https://openalex.org/W2950967672","https://openalex.org/W2974644665","https://openalex.org/W2980895829","https://openalex.org/W3004524601","https://openalex.org/W3043675702","https://openalex.org/W3108898255"],"related_works":["https://openalex.org/W2388543007","https://openalex.org/W2980895829","https://openalex.org/W2295401320","https://openalex.org/W1911906808","https://openalex.org/W2549307158","https://openalex.org/W1991500187","https://openalex.org/W2168181375","https://openalex.org/W3048379118","https://openalex.org/W3172230466","https://openalex.org/W2770863852"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"we":[3,81],"propose":[4],"a":[5,30,37,60,68,72,83],"logarithmic":[6,50],"converter":[7],"for":[8,76],"floating-point":[9,27],"numbers":[10],"based":[11,131],"on":[12,95,132],"the":[13,65,77,86,90,96,99,106,133],"piecewise":[14,87],"linear":[15],"(PWL)":[16],"approximation":[17],"method.":[18],"The":[19,49,111],"proposed":[20],"method":[21],"is":[22,52,103],"applicable":[23],"to":[24,128],"any":[25],"customized":[26],"format":[28],"with":[29,64],"mantissa":[31],"length":[32,75],"of":[33,67,98],"16\u201323":[34],"bits":[35],"and":[36,71,89,122,139],"maximum":[38],"absolute":[39],"error":[40],"(MAE)":[41],"larger":[42],"than":[43],"10":[44],"<sup":[45],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[46],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u22126</sup>":[47],".":[48],"function":[51],"automatically":[53],"segmented":[54],"into":[55],"several":[56],"maximal":[57],"subsections":[58],"by":[59],"software-based":[61],"segmentation":[62],"scheme":[63],"restriction":[66],"predefined":[69],"MAE":[70],"fractional":[73,91],"word":[74,92],"computing":[78],"units.":[79],"Then,":[80],"make":[82],"tradeoff":[84],"between":[85],"number":[88],"length.":[93],"Based":[94],"results":[97,113],"segmentor,":[100],"our":[101,116],"design":[102,117],"coded":[104],"in":[105],"Verilog":[107],"hardware":[108],"description":[109],"language.":[110],"synthesized":[112],"show":[114],"that":[115],"consumes":[118],"less":[119],"area,":[120],"time,":[121],"power":[123],"without":[124],"compromising":[125],"accuracy":[126],"compared":[127],"existing":[129],"techniques":[130],"COordinate":[134],"Rotation":[135],"Digital":[136],"Computer":[137],"(CORDIC)":[138],"PWL":[140],"methods.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}