{"id":"https://openalex.org/W3164065772","doi":"https://doi.org/10.1109/tvlsi.2021.3072866","title":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","display_name":"Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA","publication_year":2021,"publication_date":"2021-04-30","ids":{"openalex":"https://openalex.org/W3164065772","doi":"https://doi.org/10.1109/tvlsi.2021.3072866","mag":"3164065772"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3072866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3072866","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060646555","display_name":"J\u00e9r\u00e9my Nadal","orcid":"https://orcid.org/0000-0001-8720-525X"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeremy Nadal","raw_affiliation_strings":["Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","EPM - \u00c9cole Polytechnique de Montr\u00e9al (Campus de l'Universit\u00e9 de Montr\u00e9al - 2500, chemin de Polytechnique - Montr\u00e9al (Qu\u00e9bec) H3T 1J4 - Canada)"],"raw_orcid":"https://orcid.org/0000-0001-8720-525X","affiliations":[{"raw_affiliation_string":"Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"EPM - \u00c9cole Polytechnique de Montr\u00e9al (Campus de l'Universit\u00e9 de Montr\u00e9al - 2500, chemin de Polytechnique - Montr\u00e9al (Qu\u00e9bec) H3T 1J4 - Canada)","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023544012","display_name":"Amer Baghdadi","orcid":"https://orcid.org/0000-0002-6181-6500"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]},{"id":"https://openalex.org/I4210127572","display_name":"IMT Atlantique","ror":"https://ror.org/030hj3061","country_code":"FR","type":"education","lineage":["https://openalex.org/I205703379","https://openalex.org/I4210127572"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amer Baghdadi","raw_affiliation_strings":["Lab-STICC UMR CNRS 6285, IMT Atlantique, Brest, France","Lab-STICC_2AI - Equipe Algorithm Architecture Interactions (France)","IMT Atlantique - MEE - D\u00e9partement Mathematical and Electrical Engineering (IMT Atlantique - Campus de Brest - Technop\u00f4le Brest-Iroise CS 8381829238 BREST Cedex 3 - France)"],"raw_orcid":"https://orcid.org/0000-0002-6181-6500","affiliations":[{"raw_affiliation_string":"Lab-STICC UMR CNRS 6285, IMT Atlantique, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702","https://openalex.org/I4210127572"]},{"raw_affiliation_string":"Lab-STICC_2AI - Equipe Algorithm Architecture Interactions (France)","institution_ids":["https://openalex.org/I161929037"]},{"raw_affiliation_string":"IMT Atlantique - MEE - D\u00e9partement Mathematical and Electrical Engineering (IMT Atlantique - Campus de Brest - Technop\u00f4le Brest-Iroise CS 8381829238 BREST Cedex 3 - France)","institution_ids":["https://openalex.org/I4210127572"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1573,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.93887619,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"29","issue":"6","first_page":"1141","last_page":"1151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7817290425300598},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7731133699417114},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7418071627616882},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46043863892555237},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4458487927913666},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4268289804458618},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4212779104709625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4207058250904083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.404497355222702},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.373055100440979},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12297752499580383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09335407614707947}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7817290425300598},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7731133699417114},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7418071627616882},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46043863892555237},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4458487927913666},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4268289804458618},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4212779104709625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4207058250904083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.404497355222702},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.373055100440979},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12297752499580383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09335407614707947},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2021.3072866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3072866","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-03344261v1","is_oa":false,"landing_page_url":"https://imt-atlantique.hal.science/hal-03344261","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29 (6), pp.1141-1151. ⟨10.1109/TVLSI.2021.3072866⟩","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:publications.polymtl.ca:48059","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/48059/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2095813427","https://openalex.org/W2113130401","https://openalex.org/W2114223390","https://openalex.org/W2123530431","https://openalex.org/W2127490352","https://openalex.org/W2137813581","https://openalex.org/W2147584524","https://openalex.org/W2152203581","https://openalex.org/W2789254838","https://openalex.org/W2808558511","https://openalex.org/W2906807937","https://openalex.org/W3000215236","https://openalex.org/W3032301326","https://openalex.org/W3033237065","https://openalex.org/W3082242823","https://openalex.org/W3091757364","https://openalex.org/W3097589022"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2386041993","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1608572506","https://openalex.org/W2017163657"],"abstract_inverted_index":{"The":[0,96,114],"quasi-cyclic":[1],"(QC)":[2],"low-density":[3],"parity-check":[4],"(LDPC)":[5],"code":[6,12,29,34],"is":[7,88,135],"a":[8,75,156],"key":[9],"error":[10],"correction":[11],"for":[13,83,163],"the":[14,31,41,56,84,103,106,111,139,144,149,151],"fifth":[15],"generation":[16],"(5G)":[17],"of":[18,46,105,148],"cellular":[19],"network":[20],"technology.":[21],"Designed":[22],"to":[23,39,101,120,126,137,143],"support":[24,121],"several":[25],"frame":[26,99],"sizes":[27],"and":[28,79,125],"rates,":[30],"5G":[32,85,123],"LDPC":[33,86],"structure":[35],"allows":[36],"high":[37,42,62],"parallelism":[38,100],"deliver":[40],"demanding":[43],"data":[44,133],"rate":[45,67,159],"10":[47],"Gb/s.":[48],"This":[49],"impressive":[50],"performance":[51],"introduces":[52],"challenging":[53],"constraints":[54],"on":[55,69],"hardware":[57,81,161],"design.":[58],"Particularly,":[59],"allowing":[60],"such":[61],"flexibility":[63],"can":[64],"introduce":[65],"processing":[66,107,112,140,158],"penalties":[68],"some":[70],"configurations.":[71,165],"In":[72],"this":[73],"context,":[74],"novel":[76],"highly":[77],"parallel":[78],"flexible":[80],"architecture":[82,97],"decoder":[87],"proposed,":[89],"targeting":[90],"field-programmable":[91],"gate":[92],"array":[93],"(FPGA)":[94],"devices.":[95],"supports":[98],"maximize":[102],"utilization":[104],"units,":[108],"significantly":[109],"improving":[110],"rate.":[113,141],"controller":[115],"unit":[116],"was":[117],"carefully":[118],"designed":[119],"all":[122],"configurations":[124],"avoid":[127],"update":[128],"conflicts.":[129],"Furthermore,":[130],"an":[131],"efficient":[132],"scheduling":[134],"proposed":[136,152],"increase":[138],"Compared":[142],"recent":[145],"related":[146],"state":[147],"art,":[150],"FPGA":[153],"prototype":[154],"achieves":[155],"higher":[157],"per":[160],"resource":[162],"most":[164]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":13},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-25T15:57:00.446498","created_date":"2025-10-10T00:00:00"}