{"id":"https://openalex.org/W3143696222","doi":"https://doi.org/10.1109/tvlsi.2021.3065639","title":"Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT","display_name":"Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT","publication_year":2021,"publication_date":"2021-03-30","ids":{"openalex":"https://openalex.org/W3143696222","doi":"https://doi.org/10.1109/tvlsi.2021.3065639","mag":"3143696222"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3065639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3065639","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California at San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-9865-8390","affiliations":[{"raw_affiliation_string":"University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053201835","display_name":"Chia-Tung Ho","orcid":"https://orcid.org/0000-0002-6479-7552"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chia-Tung Ho","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6479-7552","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020579449","display_name":"Daeyeal Lee","orcid":"https://orcid.org/0000-0003-0778-0110"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daeyeal Lee","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0778-0110","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061781904","display_name":"Bill Lin","orcid":"https://orcid.org/0000-0003-0965-7247"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Lin","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0965-7247","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102835485","display_name":"Dongwon Park","orcid":"https://orcid.org/0000-0001-6060-9705"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongwon Park","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1508-3315","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":2.7459,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.90574291,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"29","issue":"6","first_page":"1178","last_page":"1191"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6759305000305176},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6279054880142212},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6146084070205688},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5955467224121094},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5268548727035522},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4589582085609436},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4447609484195709},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4337792992591858},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4124141335487366},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4101920425891876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25836580991744995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24205917119979858},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23214706778526306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22586169838905334},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20372718572616577}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6759305000305176},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6279054880142212},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6146084070205688},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5955467224121094},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5268548727035522},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4589582085609436},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4447609484195709},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4337792992591858},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4124141335487366},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4101920425891876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25836580991744995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24205917119979858},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23214706778526306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22586169838905334},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20372718572616577},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3065639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3065639","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W602497127","https://openalex.org/W2040894443","https://openalex.org/W2061080621","https://openalex.org/W2062036348","https://openalex.org/W2063553865","https://openalex.org/W2090109439","https://openalex.org/W2346205343","https://openalex.org/W2406038381","https://openalex.org/W2605337839","https://openalex.org/W2625052843","https://openalex.org/W2626325543","https://openalex.org/W2790671107","https://openalex.org/W2791714796","https://openalex.org/W2810945905","https://openalex.org/W2887591654","https://openalex.org/W2921386757","https://openalex.org/W2922326057","https://openalex.org/W2936007546","https://openalex.org/W2937730914","https://openalex.org/W2944442872","https://openalex.org/W2946290290","https://openalex.org/W2949151127","https://openalex.org/W3005541871","https://openalex.org/W3007821977","https://openalex.org/W3013288889","https://openalex.org/W3013422638","https://openalex.org/W3090875125","https://openalex.org/W3112123566","https://openalex.org/W6739106156","https://openalex.org/W6760185003","https://openalex.org/W6784087293","https://openalex.org/W6787101663"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2103645363","https://openalex.org/W2072989701","https://openalex.org/W3090875125","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W1738647919","https://openalex.org/W2119373721","https://openalex.org/W2251104045"],"abstract_inverted_index":{"With":[0],"the":[1,12,46,64,90,96,101,108,141,174,194,199,229],"relentless":[2],"scaling":[3,94,167],"of":[4,48,66,93,231],"technology":[5,8,38],"nodes,":[6],"design":[7,209],"co-optimization":[9,39],"(DTCO)":[10],"for":[11],"conventional":[13],"(Conv.)":[14],"cell":[15,82,113,151],"structure":[16,110,143,165],"is":[17],"starting":[18],"to":[19,24,44,88,100,133,163,169,190,198,218,246],"reach":[20],"its":[21],"limitations":[22],"due":[23,99],"limited":[25,103],"routing":[26,72],"resources,":[27],"lateral":[28],"p-n":[29,67,76],"separations,":[30],"and":[31,69,111,146,153,157,182,211,233],"performance":[32],"requirements.":[33],"As":[34],"a":[35,120],"result,":[36],"system":[37],"(STCO)":[40],"has":[41],"been":[42],"proposed":[43,175],"exploit":[45],"benefits":[47],"3-D":[49],"architectures.":[50],"Complementary-FET":[51],"(CFET)":[52],"technology,":[53],"which":[54],"stacks":[55],"p-FET":[56],"on":[57,149,207,240],"n-FET":[58],"or":[59],"vice":[60],"versa,":[61],"can":[62],"release":[63],"restriction":[65],"separation":[68],"reduce":[70,188],"in-cell":[71],"congestion":[73],"by":[74],"enabling":[75],"direct":[77],"connections.":[78],"However,":[79],"CFET":[80,125,142,214,225,236],"standard":[81],"(SDC)":[83],"synthesis":[84,127],"demands":[85],"holistic":[86],"considerations":[87],"maximize":[89],"area":[91,152,161],"benefit":[92],"at":[95,193],"block":[97,195],"level":[98,196],"extremely":[102],"routability":[104],"that":[105,129,140],"comes":[106],"from":[107],"stacked":[109],"reduced":[112,242],"height.":[114],"In":[115],"this":[116],"article,":[117],"we":[118],"propose":[119],"satisfiability":[121],"modulo":[122],"theory":[123],"(SMT)-based":[124],"SDC":[126],"framework":[128],"simultaneously":[130],"solves":[131],"place-and-route":[132],"generate":[134],"optimized":[135],"layouts.":[136],"We":[137],"first":[138],"demonstrate":[139],"achieves":[144],"10.94%":[145],"21.27%":[147],"reduction":[148],"average":[150,241],"metal":[154],"length,":[155],"respectively,":[156],"15.10%":[158],"smaller":[159,220],"block-level":[160,221,243],"compared":[162,197,245],"Conv.":[164,248],"as":[166],"down":[168],"3.5T":[170,213,235],"architecture.":[171],"For":[172],"routability,":[173],"constraint-based":[176],"minimum":[177],"pin":[178,180],"length/minimum":[179],"opening":[181],"objective-based":[183],"edge-based":[184],"pin-separation/M2":[185],"track":[186],"use":[187],"up":[189,217],"48%":[191],"#DRVs":[192],"previous":[200],"work.":[201],"Then,":[202],"through":[203],"extensive":[204],"DTCO":[205],"explorations":[206],"ground":[208],"rules":[210],"#BEOLs,":[212],"SDCs":[215,237],"achieve":[216,238],"6.50%":[219],"areas":[222,244],"than":[223],"4.5T":[224,247],"SDCs.":[226,249],"Finally,":[227],"with":[228],"assistance":[230],"STCO":[232],"DTCO,":[234],"21.0%":[239]},"counts_by_year":[{"year":2026,"cited_by_count":10},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}