{"id":"https://openalex.org/W3136861880","doi":"https://doi.org/10.1109/tvlsi.2021.3062293","title":"SIXOR: Single-Cycle In-Memristor XOR","display_name":"SIXOR: Single-Cycle In-Memristor XOR","publication_year":2021,"publication_date":"2021-03-22","ids":{"openalex":"https://openalex.org/W3136861880","doi":"https://doi.org/10.1109/tvlsi.2021.3062293","mag":"3136861880"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3062293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3062293","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050080301","display_name":"Nima TaheriNejad","orcid":"https://orcid.org/0000-0002-1295-0332"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Nima TaheriNejad","raw_affiliation_strings":["Institute of Computer Technology (ICT), Technische Universit\u00e4t Wien (TU Wien), Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0002-1295-0332","affiliations":[{"raw_affiliation_string":"Institute of Computer Technology (ICT), Technische Universit\u00e4t Wien (TU Wien), Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5050080301"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":2.7537,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.90667481,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"29","issue":"5","first_page":"925","last_page":"935"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.9192134141921997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.706779956817627},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6440246105194092},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6346665024757385},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5521053671836853},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5012912750244141},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4709518849849701},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4705403447151184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3920729160308838},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3552035093307495},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2915937304496765},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25920456647872925},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14484819769859314},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09682756662368774},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.08529013395309448},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0734417736530304}],"concepts":[{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.9192134141921997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.706779956817627},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6440246105194092},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6346665024757385},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5521053671836853},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5012912750244141},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4709518849849701},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4705403447151184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3920729160308838},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3552035093307495},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2915937304496765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25920456647872925},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14484819769859314},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09682756662368774},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.08529013395309448},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0734417736530304},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3062293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3062293","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1609370892","https://openalex.org/W1662824729","https://openalex.org/W2018774711","https://openalex.org/W2018840190","https://openalex.org/W2025674646","https://openalex.org/W2035373681","https://openalex.org/W2036687738","https://openalex.org/W2043274724","https://openalex.org/W2059441802","https://openalex.org/W2061071837","https://openalex.org/W2064632620","https://openalex.org/W2064756415","https://openalex.org/W2068007821","https://openalex.org/W2077879018","https://openalex.org/W2081729575","https://openalex.org/W2085205847","https://openalex.org/W2095983671","https://openalex.org/W2107969613","https://openalex.org/W2116430899","https://openalex.org/W2122148191","https://openalex.org/W2126856948","https://openalex.org/W2150313118","https://openalex.org/W2345622364","https://openalex.org/W2396622873","https://openalex.org/W2407339173","https://openalex.org/W2522667948","https://openalex.org/W2529457757","https://openalex.org/W2557703348","https://openalex.org/W2604191638","https://openalex.org/W2664249309","https://openalex.org/W2738894409","https://openalex.org/W2743575791","https://openalex.org/W2760545052","https://openalex.org/W2775771159","https://openalex.org/W2778935320","https://openalex.org/W2809226946","https://openalex.org/W2809261999","https://openalex.org/W2900379535","https://openalex.org/W2901311933","https://openalex.org/W2965806839","https://openalex.org/W2972614379","https://openalex.org/W2979553033","https://openalex.org/W2979919890","https://openalex.org/W2985844759","https://openalex.org/W2990351842","https://openalex.org/W3001855497","https://openalex.org/W3002848853","https://openalex.org/W3091279293","https://openalex.org/W3094290213","https://openalex.org/W3113469410","https://openalex.org/W3124711152","https://openalex.org/W3128667769","https://openalex.org/W4287551522","https://openalex.org/W6704402733","https://openalex.org/W6790225511"],"related_works":["https://openalex.org/W2583381754","https://openalex.org/W2144255176","https://openalex.org/W3098316772","https://openalex.org/W4200500468","https://openalex.org/W2559769120","https://openalex.org/W4206808089","https://openalex.org/W4321449671","https://openalex.org/W2617564485","https://openalex.org/W2187118498","https://openalex.org/W3136861880"],"abstract_inverted_index":{"With":[0],"the":[1,5,15,30,40,80,102,138],"fast":[2],"approach":[3],"of":[4,7,29,39,131,137],"end":[6],"silicon":[8],"scaling":[9],"and":[10,34,69,166],"existing":[11,76],"problems,":[12],"such":[13],"as":[14],"Von-Neumann":[16],"bottleneck,":[17],"alternative":[18],"computing":[19],"paradigms":[20],"are":[21],"in":[22,118,127,162],"demand.":[23],"In-memory":[24],"computation":[25],"(IMC)":[26],"is":[27,37,97,111],"one":[28,38,91],"most":[31],"promising":[32],"solutions,":[33],"memristive":[35,54,120],"technology":[36],"best":[41],"platforms":[42],"for":[43,93,107],"that":[44,88,168],"purpose.":[45],"Many":[46],"logic":[47,59,86,122],"families":[48],"have":[49],"been":[50],"proposed":[51,139],"to":[52,64,74,145,152],"enable":[53],"IMC,":[55],"among":[56],"which":[57,96],"stateful":[58,82,121,155],"family":[60],"stands":[61],"out":[62],"due":[63],"its":[65,94],"minimal":[66],"power":[67],"consumption":[68],"simplicity.":[70],"In":[71],"this":[72],"work,":[73],"complement":[75],"works,":[77],"we":[78],"propose":[79],"first":[81],"crossbar-compatible":[83],"XOR":[84,109,142],"atomic":[85,116],"operation":[87],"requires":[89],"only":[90],"cycle":[92],"completion,":[95],"two":[98,112],"times":[99],"faster":[100],"than":[101],"current":[103],"minimum":[104],"required":[105],"time":[106],"performing":[108],"(which":[110],"cycles)":[113],"using":[114],"other":[115,153],"operations":[117],"comparable":[119],"families.":[123],"We":[124],"show":[125],"that,":[126],"an":[128,132],"example":[129],"case":[130],"adder,":[133],"by":[134],"taking":[135],"advantage":[136],"single-cycle":[140],"in-memristor":[141],"(SIXOR),":[143],"up":[144,161],"4.5\u00d7":[146],"speedup":[147],"can":[148],"be":[149],"achieved":[150],"compared":[151],"SoA":[154],"adders.":[156],"The":[157],"gained":[158],"speed-up":[159],"scales":[160],"more":[163],"complex":[164],"systems":[165],"calculations":[167],"use":[169],"XOR.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}