{"id":"https://openalex.org/W3137237606","doi":"https://doi.org/10.1109/tvlsi.2021.3061484","title":"Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance","display_name":"Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance","publication_year":2021,"publication_date":"2021-03-22","ids":{"openalex":"https://openalex.org/W3137237606","doi":"https://doi.org/10.1109/tvlsi.2021.3061484","mag":"3137237606"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3061484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3061484","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041568803","display_name":"Dimitrios Garyfallou","orcid":"https://orcid.org/0000-0001-8616-2366"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Dimitrios Garyfallou","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057901469","display_name":"Stavros Simoglou","orcid":"https://orcid.org/0000-0003-0015-7510"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stavros Simoglou","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085594622","display_name":"Nikolaos Sketopoulos","orcid":"https://orcid.org/0000-0001-6501-4209"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Sketopoulos","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041803182","display_name":"Charalampos Antoniadis","orcid":"https://orcid.org/0000-0002-5902-5240"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Antoniadis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos P. Sotiriou","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018018630","display_name":"George Stamoulis","orcid":"https://orcid.org/0009-0006-3562-2274"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5041568803"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":1.8215,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.84936901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"29","issue":"5","first_page":"962","last_page":"972"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6228489875793457},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.6066927909851074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5977963805198669},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5968070030212402},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.4247225522994995},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42320916056632996},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.41894134879112244},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4089234173297882},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40814223885536194},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21176984906196594},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18411922454833984},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15311941504478455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12994936108589172},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12428203225135803},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09730979800224304}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6228489875793457},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.6066927909851074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5977963805198669},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5968070030212402},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.4247225522994995},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42320916056632996},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.41894134879112244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4089234173297882},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40814223885536194},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21176984906196594},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18411922454833984},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15311941504478455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12994936108589172},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12428203225135803},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09730979800224304},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2021.3061484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3061484","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/71981","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/71981","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journalArticle"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1991973217","https://openalex.org/W2031705561","https://openalex.org/W2091501418","https://openalex.org/W2103712032","https://openalex.org/W2105204017","https://openalex.org/W2108665876","https://openalex.org/W2108816571","https://openalex.org/W2122856166","https://openalex.org/W2133268384","https://openalex.org/W2133276614","https://openalex.org/W2135275475","https://openalex.org/W2135895868","https://openalex.org/W2139737941","https://openalex.org/W2142896025","https://openalex.org/W2153157578","https://openalex.org/W2153387509","https://openalex.org/W2346205343","https://openalex.org/W3016255749","https://openalex.org/W3145228709","https://openalex.org/W4242813950","https://openalex.org/W4244605582","https://openalex.org/W4245501382","https://openalex.org/W6648562321","https://openalex.org/W6679953254","https://openalex.org/W6682498376"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W1992708211","https://openalex.org/W2380067098","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2106247205","https://openalex.org/W2543503210","https://openalex.org/W2548363054","https://openalex.org/W2798982538"],"abstract_inverted_index":{"As":[0],"process":[1],"geometries":[2],"shrink":[3],"below":[4],"45":[5],"nm,":[6],"accurate":[7,51,123],"and":[8,29,107,122,177,200,211,214],"efficient":[9],"gate-level":[10],"timing":[11],"analysis":[12,159],"becomes":[13],"even":[14],"more":[15,21],"challenging.":[16],"Modern":[17],"VLSI":[18],"interconnects":[19,195],"are":[20,58,91],"resistive,":[22],"signals":[23],"no":[24],"longer":[25],"resemble":[26],"saturated":[27],"ramps,":[28],"gate":[30,52,55,124],"input":[31],"pins":[32],"exhibit":[33],"a":[34,141],"significant":[35,65],"Miller":[36,110,182],"effect.":[37,111],"Over":[38],"recent":[39],"years,":[40],"the":[41,68,71,99,109,132,179],"semiconductor":[42],"industry":[43],"has":[44],"adopted":[45],"current":[46],"source":[47],"models":[48],"(CSMs)":[49],"for":[50,120,151,157],"modeling.":[53],"Industrial":[54],"models,":[56],"however,":[57],"precharacterized":[59],"assuming":[60],"capacitive":[61],"loads,":[62],"which":[63],"poses":[64],"challenges":[66],"to":[67,97,139,167],"approximation":[69],"of":[70,181,194],"highly":[72],"resistive":[73],"load":[74],"interconnect":[75],"with":[76,174,196],"an":[77,117,162],"effective":[78],"capacitance":[79],"(":[80],"C":[81,142],"<sub":[82,143],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,144],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">eff</sub>":[84,145],").":[85],"In":[86,112,165,223],"fact,":[87],"most":[88],"related":[89],"works":[90],"either":[92],"computationally":[93],"expensive":[94],"or":[95],"unable":[96],"approximate":[98],"output":[100,134],"slew.":[101],"Furthermore,":[102],"they":[103],"require":[104],"additional":[105],"precharacterization":[106],"ignore":[108],"this":[113],"article,":[114],"we":[115],"present":[116],"iterative":[118],"methodology":[119],"fast":[121],"delay":[125,213],"estimation.":[126],"The":[127,206],"proposed":[128,207],"approach":[129,171],"accurately":[130],"computes":[131],"driver":[133],"waveform,":[135],"using":[136],"closed-form":[137],"formulas":[138],"calculate":[140],"per":[146],"waveform":[147],"segment,":[148],"while":[149],"accounting":[150],"their":[152],"interdependence.":[153],"Thus,":[154],"it":[155,225,230],"allows":[156],"variable":[158],"resolution":[160],"exploiting":[161],"accuracy/runtime":[163],"tradeoff.":[164],"contrast":[166],"prior":[168],"works,":[169],"our":[170,186],"is":[172],"compatible":[173],"conventional":[175],"CSMs":[176],"considers":[178],"impact":[180],"capacitance.":[183],"We":[184],"evaluate":[185],"method":[187,208],"on":[188,235],"representative":[189],"driver-load":[190],"test":[191],"circuits":[192],"consisting":[193],"arbitrary":[197],"RC":[198],"characteristics":[199],"ASU":[201],"ASAP":[202],"7-nm":[203],"standard":[204],"cells.":[205],"achieves":[209],"1.3%":[210],"2.5%":[212],"slew":[215],"root-mean-square":[216],"percentage":[217],"error":[218],"(RMSPE)":[219],"against":[220],"SPICE,":[221],"respectively.":[222],"addition,":[224],"provides":[226],"high":[227],"efficiency,":[228],"as":[229],"converges":[231],"in":[232],"2.3":[233],"iterations":[234],"average.":[236]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2021-03-29T00:00:00"}