{"id":"https://openalex.org/W3129840721","doi":"https://doi.org/10.1109/tvlsi.2021.3058300","title":"Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems","display_name":"Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems","publication_year":2021,"publication_date":"2021-02-24","ids":{"openalex":"https://openalex.org/W3129840721","doi":"https://doi.org/10.1109/tvlsi.2021.3058300","mag":"3129840721"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3058300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3058300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0146-4977","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022173483","display_name":"Heechun Park","orcid":"https://orcid.org/0000-0003-2796-518X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heechun Park","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064436855","display_name":"Eric Qin","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Qin","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065505938","display_name":"Hakki Mert Torun","orcid":"https://orcid.org/0000-0002-9611-1658"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hakki Mert Torun","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0002-9611-1658","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080042864","display_name":"Majid Ahadi Dolatsara","orcid":"https://orcid.org/0000-0002-1516-4185"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Majid Ahadi Dolatsara","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085554167","display_name":"Madhavan Swaminathan","orcid":"https://orcid.org/0000-0003-1729-2807"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhavan Swaminathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034089074","display_name":"Tushar Krishna","orcid":"https://orcid.org/0000-0001-5738-6942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tushar Krishna","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5738-6942","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.1606,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.42422688,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"29","issue":"4","first_page":"605","last_page":"616"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.7865557670593262},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6689005494117737},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5934721231460571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5893341898918152},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.574853777885437},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5201625823974609},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.515359103679657},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5009574890136719},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4754504859447479},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4595147669315338},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42234572768211365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4086717367172241},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28684982657432556},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.26399075984954834},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.25001585483551025},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.24305349588394165},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23984211683273315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17294719815254211},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1233372688293457},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.1179625391960144},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10972389578819275}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.7865557670593262},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6689005494117737},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5934721231460571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5893341898918152},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.574853777885437},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5201625823974609},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.515359103679657},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5009574890136719},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4754504859447479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4595147669315338},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42234572768211365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4086717367172241},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28684982657432556},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26399075984954834},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.25001585483551025},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.24305349588394165},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23984211683273315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17294719815254211},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1233372688293457},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.1179625391960144},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10972389578819275},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3058300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3058300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G692614662","display_name":null,"funder_award_id":"N00014-17-1-2950","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1987875072","https://openalex.org/W1992238982","https://openalex.org/W2044056844","https://openalex.org/W2063893206","https://openalex.org/W2097745015","https://openalex.org/W2131428184","https://openalex.org/W2133867543","https://openalex.org/W2532719504","https://openalex.org/W2553576255","https://openalex.org/W2566100731","https://openalex.org/W2743461185","https://openalex.org/W2898517998","https://openalex.org/W2945577986","https://openalex.org/W6666162271","https://openalex.org/W6762975982","https://openalex.org/W6987020231"],"related_works":["https://openalex.org/W2538203137","https://openalex.org/W2951050202","https://openalex.org/W2141173693","https://openalex.org/W2971909604","https://openalex.org/W260689458","https://openalex.org/W2050988079","https://openalex.org/W23415020","https://openalex.org/W3129840721","https://openalex.org/W2565835957","https://openalex.org/W2027268352"],"abstract_inverted_index":{"The":[0,106],"2-D":[1,153,197],"CMOS":[2],"process":[3],"technology":[4],"scaling":[5],"may":[6],"have":[7],"reached":[8],"its":[9,196],"pinnacle,":[10],"yet":[11],"it":[12],"is":[13,64,172,186],"not":[14],"feasible":[15],"to":[16,41,113,174,183,188],"manufacture":[17],"all":[18],"computing":[19],"elements":[20],"at":[21],"lower":[22],"technological":[23,39],"nodes.":[24],"This":[25,92],"has":[26],"opened":[27],"a":[28,45,56,79,84,152],"new":[29],"branch":[30],"of":[31,66,71,88,96,110,155,180],"chip":[32],"designing":[33],"that":[34,167],"allows":[35],"chiplets":[36],"on":[37],"different":[38],"nodes":[40],"be":[42],"integrated":[43],"into":[44],"single":[46],"package":[47,144],"using":[48,123,132,139],"interposers,":[49],"the":[50,67,124,156,168,178,192],"passive":[51,62],"interconnection":[52],"mediums.":[53],"However,":[54],"establishing":[55],"high-frequency":[57],"communication":[58,121],"over":[59],"an":[60],"entirely":[61],"layer":[63],"one":[65],"significant":[68],"design":[69,154,194],"challenges":[70],"2.5-D":[72,85,161,193],"systems.":[73],"In":[74],"this":[75],"article,":[76],"we":[77],"present":[78],"robust":[80],"clocking":[81,93,102,108,130,162],"architecture":[82],"for":[83,119],"system":[86,184],"consisting":[87],"64":[89],"processor":[90],"cores.":[91],"scheme":[94],"consists":[95,109],"two":[97],"major":[98],"components,":[99],"namely,":[100],"interposer":[101,107],"and":[103,117,136,143,159,177],"on-chiplet":[104],"clocking.":[105],"clocks":[111,118],"used":[112],"achieve":[114],"global":[115],"synchronicity":[116],"interchiplet":[120],"established":[122],"AIB":[125],"protocol.":[126],"We":[127,146],"synthesized":[128],"these":[129,149],"components":[131],"commercial":[133],"EDA":[134],"tools":[135],"analyzed":[137],"them":[138],"standard":[140],"tools,":[141],"on-chip,":[142],"models.":[145],"also":[147],"compare":[148],"results":[150],"against":[151],"same":[157],"benchmark":[158],"another":[160],"architecture.":[163],"Our":[164],"experiments":[165],"show":[166],"absolute":[169],"clock":[170,181],"power":[171,182,185],"up":[173,187],"16%":[175],"less,":[176],"ratio":[179],"4%":[189],"less":[190],"in":[191],"than":[195],"counterpart.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}