{"id":"https://openalex.org/W3132678226","doi":"https://doi.org/10.1109/tvlsi.2021.3056316","title":"A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications","display_name":"A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications","publication_year":2021,"publication_date":"2021-02-15","ids":{"openalex":"https://openalex.org/W3132678226","doi":"https://doi.org/10.1109/tvlsi.2021.3056316","mag":"3132678226"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3056316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3056316","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078919655","display_name":"Azad Mahmoudi","orcid":"https://orcid.org/0000-0003-1771-7182"},"institutions":[{"id":"https://openalex.org/I110525433","display_name":"Islamic Azad University, Tehran","ror":"https://ror.org/01kzn7k21","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Azad Mahmoudi","raw_affiliation_strings":["Sardasht Branch, Islamic Azad University, Sardasht, Iran"],"affiliations":[{"raw_affiliation_string":"Sardasht Branch, Islamic Azad University, Sardasht, Iran","institution_ids":["https://openalex.org/I110525433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005233431","display_name":"Pooya Torkzadeh","orcid":"https://orcid.org/0000-0003-1646-7054"},"institutions":[{"id":"https://openalex.org/I155419210","display_name":"Islamic Azad University, Science and Research Branch","ror":"https://ror.org/03187yj51","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I155419210"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Pooya Torkzadeh","raw_affiliation_strings":["Science and Research Branch, Islamic Azad University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Science and Research Branch, Islamic Azad University, Tehran, Iran","institution_ids":["https://openalex.org/I155419210"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027808510","display_name":"Massoud Dousti","orcid":"https://orcid.org/0000-0003-2884-7062"},"institutions":[{"id":"https://openalex.org/I155419210","display_name":"Islamic Azad University, Science and Research Branch","ror":"https://ror.org/03187yj51","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I155419210"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Massoud Dousti","raw_affiliation_strings":["Science and Research Branch, Islamic Azad University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Science and Research Branch, Islamic Azad University, Tehran, Iran","institution_ids":["https://openalex.org/I155419210"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078919655"],"corresponding_institution_ids":["https://openalex.org/I110525433"],"apc_list":null,"apc_paid":null,"fwci":0.9192,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.70334388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"29","issue":"5","first_page":"871","last_page":"882"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7182332277297974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.644882082939148},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5891527533531189},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.5468466281890869},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5363377928733826},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.5078004002571106},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.46113479137420654},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.3775521218776703},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35862237215042114},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.34901925921440125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2558097839355469},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.232343852519989},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1752181053161621},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13425475358963013},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11400976777076721}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7182332277297974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.644882082939148},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5891527533531189},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.5468466281890869},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5363377928733826},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.5078004002571106},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.46113479137420654},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.3775521218776703},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35862237215042114},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.34901925921440125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2558097839355469},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.232343852519989},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1752181053161621},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13425475358963013},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11400976777076721}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2021.3056316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3056316","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1602282536","https://openalex.org/W2000147479","https://openalex.org/W2016473864","https://openalex.org/W2034357805","https://openalex.org/W2053451635","https://openalex.org/W2086856502","https://openalex.org/W2088247891","https://openalex.org/W2095245000","https://openalex.org/W2099929920","https://openalex.org/W2101048469","https://openalex.org/W2103806711","https://openalex.org/W2111186324","https://openalex.org/W2114696408","https://openalex.org/W2119827200","https://openalex.org/W2125521827","https://openalex.org/W2133748316","https://openalex.org/W2137078125","https://openalex.org/W2140085321","https://openalex.org/W2142698693","https://openalex.org/W2145923236","https://openalex.org/W2147246955","https://openalex.org/W2147723118","https://openalex.org/W2163359472","https://openalex.org/W2172017172","https://openalex.org/W2294812162","https://openalex.org/W2791262667","https://openalex.org/W2813622405","https://openalex.org/W2907719525","https://openalex.org/W6663796909","https://openalex.org/W6675212624","https://openalex.org/W6675875204","https://openalex.org/W6681522494"],"related_works":["https://openalex.org/W2914701507","https://openalex.org/W2905521207","https://openalex.org/W2168717468","https://openalex.org/W2278942241","https://openalex.org/W2161345192","https://openalex.org/W3156142317","https://openalex.org/W2783221760","https://openalex.org/W4282046350","https://openalex.org/W2138877222","https://openalex.org/W2082979872"],"abstract_inverted_index":{"Implementing":[0],"wireline":[1],"receivers":[2,51],"with":[3,92,134],"a":[4,46,65,70,76,83,140,146,158,168,198],"front-end":[5],"analog-to-digital":[6],"converter":[7,128],"(ADC)":[8],"allows":[9,62],"for":[10,49,63,111,190],"complex,":[11],"flexible,":[12],"and":[13,41,69,144,153,166],"robust":[14],"signal":[15],"processing":[16],"algorithms":[17],"in":[18,52,75,115,124,139,184],"the":[19,35,39,59,112,116,125,181],"digital":[20,43,72],"domain,":[21],"as":[22,24],"well":[23],"easy":[25],"implementation":[26],"of":[27,38,151,171,180,203],"advanced":[28],"modulation":[29],"schemes":[30],"beyond":[31],"binary":[32],"PAM2.":[33],"However,":[34],"power":[36],"consumption":[37],"ADC":[40,60,67,91,133],"ensuing":[42],"equalization":[44,57,113],"is":[45,103,137,188],"key":[47],"issue":[48],"such":[50],"high-speed":[53],"applications.":[54],"Embedding":[55],"analog":[56],"inside":[58],"architecture":[61],"both":[64],"lower":[66],"resolution":[68],"reduced-complexity":[71],"equalizer,":[73],"resulting":[74],"more":[77],"power-efficient":[78],"receiver.":[79],"This":[80],"article":[81],"presents":[82],"6-bit":[84],"1.5-GS/s":[85,159],"time-interleaved":[86],"successive":[87],"approximation":[88],"register":[89],"(SAR)":[90],"low-overhead":[93],"two-tap":[94,135],"embedded":[95,123,182],"decision-feedback":[96],"equalizer":[97],"(DFE).":[98],"A":[99],"smart":[100],"speculative":[101],"DFE":[102,119,136,183],"proposed":[104],"to":[105],"reduce":[106],"additional":[107],"conversion":[108],"cycles":[109],"required":[110],"realization":[114],"ADC.":[117],"Moreover,":[118],"functions":[120],"are":[121],"efficiently":[122],"capacitive":[126],"digital-to-analog":[127],"(DAC)":[129],"references.":[130],"The":[131,178],"prototype":[132],"implemented":[138],"130-nm":[141],"CMOS":[142],"process":[143],"achieves":[145],"5.24-bit":[147],"peak":[148],"effective":[149],"number":[150],"bits":[152],"0.59-pJ/conversion-step":[154],"figure-of-merit":[155],"(FOM)":[156],"at":[157,197],"sampling":[160],"rate":[161,201],"while":[162],"consuming":[163],"34.1":[164],"mW":[165],"occupying":[167],"core":[169],"area":[170],"0.32":[172],"mm":[173],"<sup":[174,205],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[175,206],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[176],".":[177,208],"effectiveness":[179],"timing":[185],"margin":[186],"improvement":[187],"verified":[189],"1.5-Gb/s":[191],"operation":[192],"over":[193],"high-loss":[194],"FR4":[195],"channels":[196],"bit":[199],"error":[200],"(BER)":[202],"10":[204],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-9</sup>":[207]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}