{"id":"https://openalex.org/W3122919115","doi":"https://doi.org/10.1109/tvlsi.2021.3049628","title":"Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of <i>RLC</i> Circuits","display_name":"Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of <i>RLC</i> Circuits","publication_year":2021,"publication_date":"2021-01-20","ids":{"openalex":"https://openalex.org/W3122919115","doi":"https://doi.org/10.1109/tvlsi.2021.3049628","mag":"3122919115"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2021.3049628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3049628","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041803182","display_name":"Charalampos Antoniadis","orcid":"https://orcid.org/0000-0002-5902-5240"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Antoniadis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":"https://orcid.org/0000-0002-5902-5240","affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.1282,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4042838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"29","issue":"3","first_page":"580","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11416","display_name":"Numerical methods for differential equations","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/2612","display_name":"Numerical Analysis"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.9091472029685974},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6282376646995544},{"id":"https://openalex.org/keywords/model-order-reduction","display_name":"Model order reduction","score":0.5335308313369751},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5300129652023315},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5099729299545288},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5027539730072021},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4905044436454773},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4830965995788574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4628007113933563},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4468369483947754},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4137600362300873},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.4116683602333069},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39137664437294006},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.20686009526252747},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11554145812988281},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08183196187019348},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.07296866178512573}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.9091472029685974},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6282376646995544},{"id":"https://openalex.org/C2779277453","wikidata":"https://www.wikidata.org/wiki/Q12202921","display_name":"Model order reduction","level":3,"score":0.5335308313369751},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5300129652023315},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5099729299545288},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5027539730072021},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4905044436454773},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4830965995788574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4628007113933563},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4468369483947754},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4137600362300873},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.4116683602333069},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39137664437294006},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.20686009526252747},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11554145812988281},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08183196187019348},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.07296866178512573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C57493831","wikidata":"https://www.wikidata.org/wiki/Q3134666","display_name":"Projection (relational algebra)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2021.3049628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2021.3049628","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/70670","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/70670","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journalArticle"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W391578156","https://openalex.org/W1537034094","https://openalex.org/W1551480811","https://openalex.org/W1594588430","https://openalex.org/W1983193888","https://openalex.org/W2000217745","https://openalex.org/W2037579718","https://openalex.org/W2044330888","https://openalex.org/W2049732772","https://openalex.org/W2093637117","https://openalex.org/W2096076987","https://openalex.org/W2113773672","https://openalex.org/W2119098576","https://openalex.org/W2122608783","https://openalex.org/W2123962621","https://openalex.org/W2129575457","https://openalex.org/W2144267444","https://openalex.org/W2146865591","https://openalex.org/W2151386472","https://openalex.org/W2154941678","https://openalex.org/W2157763958","https://openalex.org/W2163288592","https://openalex.org/W2186953278","https://openalex.org/W2396255976","https://openalex.org/W2909720636","https://openalex.org/W2946263099","https://openalex.org/W4232853208","https://openalex.org/W4256402224","https://openalex.org/W6632156065","https://openalex.org/W6661758482"],"related_works":["https://openalex.org/W1983689595","https://openalex.org/W2040376333","https://openalex.org/W2096076987","https://openalex.org/W2245072813","https://openalex.org/W2067716188","https://openalex.org/W2060336335","https://openalex.org/W2588898507","https://openalex.org/W3144735359","https://openalex.org/W1843022725","https://openalex.org/W3207085150"],"abstract_inverted_index":{"The":[0],"integration":[1],"of":[2,19,21,38,59,98,106,114,120,129,161,173],"more":[3],"components":[4],"into":[5,145],"modern":[6],"integrated":[7],"circuits":[8],"(ICs)":[9],"has":[10],"led":[11],"to":[12,25,33,50],"very":[13,170],"large":[14],"RLC":[15,108,147],"parasitic":[16,54],"networks":[17],"consisting":[18],"millions":[20],"nodes":[22],"that":[23,80,156],"have":[24,46],"be":[26,167],"simulated":[27],"in":[28,76,88],"many":[29],"times":[30],"or":[31],"frequencies":[32],"verify":[34],"the":[35,39,52,67,96,99,118,121,127,130,141,162],"proper":[36],"operation":[37],"chip.":[40],"Model":[41],"order":[42,61],"reduction":[43],"(MOR)":[44],"techniques":[45,73],"been":[47],"employed":[48],"routinely":[49],"substitute":[51],"large-scale":[53],"model":[55,58,144],"with":[56,62,149,169],"a":[57,63,93,112,137,157],"lower":[60],"similar":[64],"response":[65],"at":[66],"input-output":[68],"ports.":[69],"However,":[70],"established":[71],"MOR":[72,105],"generally":[74],"result":[75],"dense":[77,100],"system":[78,164],"matrices":[79,102,165],"render":[81],"their":[82],"simulation":[83],"impractical.":[84],"To":[85],"this":[86,89],"end,":[87],"article,":[90],"we":[91,135],"propose":[92],"methodology":[94],"for":[95,139],"sparsification":[97,128],"circuit":[101,148],"resulting":[103],"from":[104],"general":[107],"circuits,":[109],"which":[110],"employs":[111],"sequence":[113],"algorithms":[115],"based":[116],"on":[117],"computation":[119],"nearest":[122],"diagonally":[123],"dominant":[124],"matrix":[125],"and":[126],"corresponding":[131],"graph.":[132],"In":[133],"addition,":[134],"describe":[136],"procedure":[138],"synthesizing":[140],"sparsified":[142],"reduced-order":[143],"an":[146],"only":[150],"positive":[151],"elements.":[152],"Experimental":[153],"results":[154],"indicate":[155],"high":[158],"sparsity":[159],"ratio":[160],"reduced":[163],"can":[166],"achieved":[168],"small":[171],"loss":[172],"accuracy.":[174]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}