{"id":"https://openalex.org/W3118709344","doi":"https://doi.org/10.1109/tvlsi.2020.3046125","title":"High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA","display_name":"High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA","publication_year":2021,"publication_date":"2021-01-14","ids":{"openalex":"https://openalex.org/W3118709344","doi":"https://doi.org/10.1109/tvlsi.2020.3046125","mag":"3118709344"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3046125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3046125","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012767091","display_name":"Steven Colleman","orcid":"https://orcid.org/0000-0003-4199-2926"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Steven Colleman","raw_affiliation_strings":["Department of Electrical Engineering, ESATMICAS, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, ESATMICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012150553","display_name":"Marian Verhelst","orcid":"https://orcid.org/0000-0003-3495-9263"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Marian Verhelst","raw_affiliation_strings":["Department of Electrical Engineering, ESATMICAS, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, ESATMICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012767091"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":2.4065,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.88842161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"29","issue":"3","first_page":"461","last_page":"471"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8261653184890747},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7830277681350708},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7771155834197998},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49887919425964355},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.49537456035614014},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45728227496147156},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4507253170013428},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.44353336095809937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4337221682071686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4125879406929016},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25080955028533936},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09746789932250977}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8261653184890747},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7830277681350708},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7771155834197998},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49887919425964355},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.49537456035614014},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45728227496147156},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4507253170013428},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.44353336095809937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4337221682071686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4125879406929016},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25080955028533936},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09746789932250977},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2020.3046125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3046125","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:123456789/671261","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/bitstream/123456789/671261/2/09324820.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, vol. 29 (3), (461-471)","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[{"id":"https://openalex.org/G1000079846","display_name":null,"funder_award_id":"ERC-2016-STG-715037","funder_id":"https://openalex.org/F4320338335","funder_display_name":"H2020 European Research Council"},{"id":"https://openalex.org/G520735041","display_name":null,"funder_award_id":"S003817N","funder_id":"https://openalex.org/F4320321730","funder_display_name":"Fonds Wetenschappelijk Onderzoek"}],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"},{"id":"https://openalex.org/F4320338335","display_name":"H2020 European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1772650917","https://openalex.org/W2194775991","https://openalex.org/W2276486856","https://openalex.org/W2525740295","https://openalex.org/W2548527721","https://openalex.org/W2562637781","https://openalex.org/W2565305208","https://openalex.org/W2584311934","https://openalex.org/W2614517779","https://openalex.org/W2616318524","https://openalex.org/W2618530766","https://openalex.org/W2627042741","https://openalex.org/W2782939206","https://openalex.org/W2793997248","https://openalex.org/W2796347433","https://openalex.org/W2799789318","https://openalex.org/W2885089463","https://openalex.org/W2903445053","https://openalex.org/W2921126577","https://openalex.org/W2963157317","https://openalex.org/W2963502507","https://openalex.org/W3046423621","https://openalex.org/W3102385154","https://openalex.org/W3104927541","https://openalex.org/W3105556985","https://openalex.org/W3151493417","https://openalex.org/W4249932213","https://openalex.org/W4288083528","https://openalex.org/W4293584584","https://openalex.org/W6637373629","https://openalex.org/W6727759651","https://openalex.org/W6738295366","https://openalex.org/W6750227808"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2159103767","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2021406864"],"abstract_inverted_index":{"Recently,":[0],"CNNs":[1],"are":[2,70,87],"increasingly":[3],"exploited":[4],"for":[5],"pixel":[6,218],"processing":[7,219],"tasks,":[8],"such":[9],"as":[10],"denoising,":[11],"which":[12],"opens":[13],"up":[14],"new":[15,67],"challenges":[16,35],"due":[17],"to":[18,32,58,73,92,98,150,194],"the":[19,46,50,54,77,82,93,108,117,124,152,159],"increased":[20,78],"activation":[21],"and":[22,53,120,157,188,190],"operation":[23,86],"count.":[24],"This":[25,127],"article":[26],"presents":[27],"a":[28,59,62,100,146,170,200,208],"CNN":[29],"coprocessor":[30],"architecture":[31,155],"solve":[33],"these":[34],"on":[36,137,169,199,221],"field-programmable":[37],"gate":[38],"array":[39,95],"(FPGA)":[40],"through":[41],"four":[42],"main":[43],"contributions.":[44],"First,":[45],"I/O":[47],"communication":[48],"between":[49],"host":[51,125],"processor":[52],"FPGA":[55,134,191],"is":[56,96,128,148,197,214],"reduced":[57],"minimum":[60],"using":[61],"depth-first":[63],"(DF)":[64],"principle.":[65],"Three":[66],"DF":[68,85],"approaches":[69],"presented.":[71],"Second,":[72],"ensure":[74],"high":[75,105],"throughput,":[76],"parallelization":[79],"opportunities":[80],"of":[81,107,116,123,154,161,173],"proposed":[83],"line-based":[84],"analyzed.":[88],"Third,":[89],"introducing":[90],"programmability":[91],"compute":[94],"introduced":[97],"enable":[99],"broad":[101],"deployment":[102],"while":[103],"maintaining":[104,175],"utilization":[106,178],"available":[109],"multipliers":[110],"digital":[111],"signal":[112],"processings":[113],"(DSPs),":[114],"independently":[115],"kernel":[118,143],"dimensions":[119],"without":[121],"control":[122],"processor.":[126],"in":[129],"contrast":[130],"with":[131,207,216],"many":[132],"state-of-the-art":[133,205],"implementations,":[135],"focusing":[136],"only":[138],"one":[139,142],"algorithm":[140],"and/or":[141],"topology.":[144],"Fourth,":[145],"model":[147],"built":[149],"investigate":[151],"influence":[153],"parameters":[156],"show":[158],"benefits":[160],"DF.":[162],"The":[163,212],"scalable":[164],"design":[165],"can":[166],"be":[167],"deployed":[168],"wide":[171],"range":[172],"FPGAs,":[174],"78%-93%":[176],"DSP":[177],"across":[179],"all":[180],"algorithms":[181],"(denoising,":[182],"optical":[183],"flow,":[184],"depth":[185],"estimation,":[186],"segmentation,":[187],"super-resolution)":[189],"platforms.":[192],"Up":[193],"695":[195],"GOPS":[196],"achieved":[198],"Zynq":[201],"XCZU9EG":[202],"board,":[203],"matching":[204],"performance":[206],"more":[209],"flexible":[210],"design.":[211],"throughput":[213],"compared":[215],"other":[217],"architectures":[220],"FPGA.":[222]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}