{"id":"https://openalex.org/W3100314243","doi":"https://doi.org/10.1109/tvlsi.2020.3035514","title":"CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging","display_name":"CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging","publication_year":2020,"publication_date":"2020-11-13","ids":{"openalex":"https://openalex.org/W3100314243","doi":"https://doi.org/10.1109/tvlsi.2020.3035514","mag":"3100314243"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3035514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3035514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062169310","display_name":"Anirban Chakraborty","orcid":"https://orcid.org/0000-0003-4398-0777"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anirban Chakraborty","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Shibpur, Howrah, India"],"raw_orcid":"https://orcid.org/0000-0003-4398-0777","affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068040643","display_name":"Ayan Banerjee","orcid":"https://orcid.org/0000-0002-4188-7192"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayan Banerjee","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Shibpur, Howrah, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.4372,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70368027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"29","issue":"1","first_page":"215","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10522","display_name":"Medical Imaging Techniques and Applications","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2741","display_name":"Radiology, Nuclear Medicine and Imaging"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.9058337211608887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7311667203903198},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6858031749725342},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5847214460372925},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5685501098632812},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4949633479118347},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4849662780761719},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4490797519683838},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4440472424030304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43458080291748047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3951234817504883},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3495882749557495},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2578939199447632},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10623812675476074}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.9058337211608887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7311667203903198},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6858031749725342},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5847214460372925},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5685501098632812},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4949633479118347},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4849662780761719},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4490797519683838},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4440472424030304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43458080291748047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3951234817504883},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3495882749557495},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2578939199447632},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10623812675476074},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.3035514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3035514","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6000000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W657953742","https://openalex.org/W1581573489","https://openalex.org/W1587115835","https://openalex.org/W1669383326","https://openalex.org/W2027935887","https://openalex.org/W2069242482","https://openalex.org/W2142885599","https://openalex.org/W2157677072","https://openalex.org/W2159219623","https://openalex.org/W2163289731","https://openalex.org/W2352616222","https://openalex.org/W2520705664","https://openalex.org/W2795156864","https://openalex.org/W2901007635","https://openalex.org/W2981099845","https://openalex.org/W6727199061"],"related_works":["https://openalex.org/W2387631519","https://openalex.org/W2606491455","https://openalex.org/W2355622827","https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2380033012","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406"],"abstract_inverted_index":{"Transform":[0],"model":[1],"estimation":[2],"(TME)":[3],"is":[4,37,51,71,109,132,141],"a":[5,65,174],"geometric":[6],"operation,":[7],"widely":[8],"utilized":[9,142],"in":[10,128,164,169,184],"real-time":[11,60],"imaging":[12,27],"systems.":[13,61],"Considering":[14],"the":[15,26,57,75,79,86,91,101,104,113,135,179],"massive":[16],"computational":[17],"load":[18],"of":[19,25,59,68,85,112,119,181],"matrix":[20],"algebra-based":[21],"TME":[22,34,50,70,88,123,139],"realizations,":[23],"most":[24],"systems":[28],"resort":[29],"to":[30,42,55,149,189],"highly":[31],"paralleled":[32],"software-platform-based":[33],"execution,":[35],"which":[36],"power-intensive":[38],"and":[39,44,78,90,103],"expensive.":[40],"Due":[41],"low-speed":[43],"power":[45,185],"intensiveness,":[46],"existing":[47,191],"hardware":[48,140,147],"for":[49],"not":[52],"capable":[53],"enough":[54],"meet":[56],"requirements":[58],"In":[62],"this":[63],"article,":[64],"hardware-realizable":[66],"method":[67,89],"three-degree-of-freedom":[69],"formulated":[72],"encompassing":[73],"both":[74],"conventional":[76],"CORDIC":[77],"proposed":[80,87,138,156],"modified":[81],"CORDIC.":[82],"The":[83,117,137,155],"novelties":[84],"corresponding":[92],"architecture":[93,124,158],"are":[94],"that":[95],"its":[96],"latency":[97],"sublinearly":[98],"varies":[99],"with":[100,134,144,173,187],"precision":[102],"total":[105,165],"computation":[106],"time":[107],"(CT)":[108],"almost":[110],"independent":[111],"input":[114],"image":[115,151],"sizes.":[116],"performance":[118],"prototype":[120],"16-bit":[121],"fixed-point":[122],"(realized":[125],"using":[126],"VHDL":[127],"Xilinx":[129],"Vivado":[130],"18.2)":[131],"compared":[133],"software-counterpart.":[136],"along":[143],"other":[145,190],"standard":[146],"modules":[148],"realize":[150],"registration":[152],"(IR)":[153],"operation.":[154],"IR":[157,192],"achieves,":[159],"on":[160],"average,":[161],"60%":[162],"reduction":[163],"CT,":[166],"1.61\u00d7":[167],"increase":[168,183],"maximum":[170],"operating":[171],"frequency":[172],"comparable":[175],"accuracy,":[176],"only":[177],"at":[178],"cost":[180],"23%":[182],"consumption":[186],"respect":[188],"hardware.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}