{"id":"https://openalex.org/W3103164328","doi":"https://doi.org/10.1109/tvlsi.2020.3034046","title":"A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees","display_name":"A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees","publication_year":2020,"publication_date":"2020-11-12","ids":{"openalex":"https://openalex.org/W3103164328","doi":"https://doi.org/10.1109/tvlsi.2020.3034046","mag":"3103164328"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3034046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3034046","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016144967","display_name":"Ahmed Mahdi","orcid":"https://orcid.org/0000-0003-3547-6757"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ahmed Mahdi","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073972617","display_name":"Nikos Kanistras","orcid":"https://orcid.org/0000-0002-7337-1107"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Kanistras","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Paliouras","raw_affiliation_strings":["VLSI Design Laboratory, University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016144967"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":3.2234,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.92391112,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"29","issue":"1","first_page":"51","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7237537503242493},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6838101148605347},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5955913066864014},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5416617393493652},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.50103759765625},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4944312572479248},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4803161025047302},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4706762731075287},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.46878018975257874},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4046940207481384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18570956587791443},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15273669362068176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12896502017974854}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7237537503242493},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6838101148605347},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5955913066864014},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5416617393493652},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.50103759765625},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4944312572479248},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4803161025047302},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4706762731075287},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.46878018975257874},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4046940207481384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18570956587791443},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15273669362068176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12896502017974854},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2020.3034046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3034046","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/76116","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/76116","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journalArticle"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1966085625","https://openalex.org/W1968809050","https://openalex.org/W1973712217","https://openalex.org/W1981970082","https://openalex.org/W1988798860","https://openalex.org/W2001468574","https://openalex.org/W2029542462","https://openalex.org/W2042791697","https://openalex.org/W2051328411","https://openalex.org/W2062536353","https://openalex.org/W2069459707","https://openalex.org/W2087761868","https://openalex.org/W2100387211","https://openalex.org/W2111720680","https://openalex.org/W2125117492","https://openalex.org/W2126225729","https://openalex.org/W2128765501","https://openalex.org/W2130920659","https://openalex.org/W2140655888","https://openalex.org/W2144832424","https://openalex.org/W2146562590","https://openalex.org/W2147392818","https://openalex.org/W2147776616","https://openalex.org/W2154656381","https://openalex.org/W2164267613","https://openalex.org/W2165837912","https://openalex.org/W2169613041","https://openalex.org/W2535550790","https://openalex.org/W2556630866","https://openalex.org/W2559877734","https://openalex.org/W2731109651","https://openalex.org/W2738559172","https://openalex.org/W2756978646","https://openalex.org/W2759650797","https://openalex.org/W2906448527","https://openalex.org/W2950354133","https://openalex.org/W2989647718","https://openalex.org/W3009803599","https://openalex.org/W3033237065","https://openalex.org/W4229510627","https://openalex.org/W6657873666","https://openalex.org/W6661421265"],"related_works":["https://openalex.org/W2903058006","https://openalex.org/W2102374550","https://openalex.org/W2047069332","https://openalex.org/W2352157218","https://openalex.org/W4213381250","https://openalex.org/W2806845321","https://openalex.org/W4293418541","https://openalex.org/W2393084694","https://openalex.org/W2336709242","https://openalex.org/W4318215366"],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"an":[3],"encoding":[4,10,63,75,96],"method":[5],"based":[6,98],"on":[7,99],"a":[8,78,157],"two-step":[9],"algorithm":[11,46],"for":[12,84,87],"the":[13,23,35,55,61,67,74,90,109,114,136,140,153,169],"12":[14],"quasi-cyclic":[15],"(QC)-low-density":[16],"parity-check":[17],"(LDPC)":[18],"(QC-LDPC)":[19],"codes":[20,33,155],"specified":[21],"in":[22,144],"IEEE":[24],"802.11n/ac/ax":[25],"standards.":[26],"The":[27,44,52,105],"proposed":[28,45,106,170],"approach":[29],"jointly":[30],"considers":[31],"all":[32],"of":[34,39,54,69,89,113,135],"particular":[36],"set,":[37],"instead":[38],"targeting":[40],"each":[41],"code":[42],"separately.":[43],"performs":[47],"multiplication":[48],"by":[49,60,168],"inverse":[50],"matrices.":[51],"complexity":[53],"multiplications":[56],"is":[57,102],"significantly":[58],"reduced":[59],"introduced":[62,160],"method.":[64],"It":[65],"allows":[66],"implementation":[68],"full-parallel":[70],"architectures":[71],"that":[72,151],"execute":[73],"process":[76],"within":[77],"single":[79],"clock":[80],"cycle,":[81],"or":[82],"more":[83],"pipelined":[85],"implementations,":[86],"any":[88],"supported":[91],"codes.":[92],"A":[93],"corresponding":[94,141],"VLSI":[95],"architecture":[97],"XOR-gate":[100],"trees":[101],"also":[103],"proposed.":[104],"solution":[107],"exploits":[108],"structure":[110],"and":[111,139,176,184],"features":[112,134],"involved":[115],"matrices":[116,138],"to":[117,132,192],"extract":[118],"common":[119,123,133],"subexpressions":[120],"(CSs)":[121],"using":[122],"sub-expression":[124],"sharing":[125],"techniques":[126],"(CSST).":[127],"Such":[128],"expressions":[129],"result":[130],"due":[131],"original":[137],"inverses,":[142],"identified":[143],"this":[145],"article.":[146],"Innovative":[147],"subexpression":[148],"extraction":[149],"procedures":[150],"target":[152],"specific":[154],"as":[156],"set":[158],"are":[159,172],"here.":[161],"Furthermore,":[162],"illustrative":[163],"single-clock":[164],"hardware":[165],"encoders":[166],"derived":[167],"technique":[171],"integrated":[173],"into":[174],"90-":[175],"45-nm":[177],"technologies":[178],"at":[179],"1":[180],"GHz":[181],"occupying":[182],"125":[183],"107":[185],"KGates,":[186],"respectively,":[187],"achieving":[188],"throughput":[189],"rates":[190],"up":[191],"1.62":[193],"Tbps.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2020-11-23T00:00:00"}