{"id":"https://openalex.org/W3083817078","doi":"https://doi.org/10.1109/tvlsi.2020.3018794","title":"An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits","display_name":"An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits","publication_year":2020,"publication_date":"2020-09-07","ids":{"openalex":"https://openalex.org/W3083817078","doi":"https://doi.org/10.1109/tvlsi.2020.3018794","mag":"3083817078"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3018794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3018794","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084041151","display_name":"Kyungho Ryu","orcid":"https://orcid.org/0000-0002-0354-4797"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungho Ryu","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-0354-4797","affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075296457","display_name":"Kil-Hoon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kil-Hoon Lee","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072766265","display_name":"Jung\u2010Pil Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Pil Lim","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366816","display_name":"Jinho Kim","orcid":"https://orcid.org/0000-0002-2657-8770"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinho Kim","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046211236","display_name":"Hansu Pae","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hansu Pae","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100667211","display_name":"Junho Park","orcid":"https://orcid.org/0000-0002-8233-1879"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Junho Park","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-8233-1879","affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013936614","display_name":"Hyun\u2010Wook Lim","orcid":"https://orcid.org/0000-0002-6421-8856"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-Wook Lim","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6421-8856","affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113084334","display_name":"Jae-Youl Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Youl Lee","raw_affiliation_strings":["System LSI Business, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Business, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.4163,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6188163,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"28","issue":"11","first_page":"2257","last_page":"2267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9638321399688721},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.645329475402832},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5839107036590576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5592213869094849},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5137194395065308},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48436030745506287},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.474787175655365},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.42824530601501465},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3196141719818115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21934109926223755},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1826094686985016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1348864734172821},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08894762396812439}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9638321399688721},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.645329475402832},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5839107036590576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5592213869094849},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5137194395065308},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48436030745506287},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.474787175655365},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.42824530601501465},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3196141719818115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21934109926223755},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1826094686985016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1348864734172821},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08894762396812439},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.3018794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3018794","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1931685448","https://openalex.org/W2011158600","https://openalex.org/W2051152465","https://openalex.org/W2052293768","https://openalex.org/W2085567752","https://openalex.org/W2086336002","https://openalex.org/W2120651488","https://openalex.org/W2123892792","https://openalex.org/W2126227985","https://openalex.org/W2132328235","https://openalex.org/W2138566824","https://openalex.org/W2145645157","https://openalex.org/W2170681399","https://openalex.org/W2221085202","https://openalex.org/W2311698511","https://openalex.org/W2404351211","https://openalex.org/W2512089255","https://openalex.org/W2976485624","https://openalex.org/W3147820359","https://openalex.org/W4404989082","https://openalex.org/W6663509128","https://openalex.org/W6672098882","https://openalex.org/W6680657803"],"related_works":["https://openalex.org/W2088147672","https://openalex.org/W1994710911","https://openalex.org/W1486698883","https://openalex.org/W2081027176","https://openalex.org/W769653724","https://openalex.org/W2151157957","https://openalex.org/W3091928639","https://openalex.org/W2133004030","https://openalex.org/W4226059576","https://openalex.org/W3083817078"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"the":[3,32,51,71,88],"theoretical":[4],"analyses":[5],"and":[6,17,78],"experimental":[7],"results":[8,96],"about":[9],"jitter":[10,44,55,72],"tolerance":[11,45,56,73],"for":[12],"delay-locked":[13],"loop":[14],"(DLL)-based":[15],"clock":[16,28],"data":[18],"recovery":[19],"(CDR),":[20],"which":[21],"is":[22,60,92],"generally":[23],"used":[24],"in":[25,83],"an":[26],"embedded":[27],"serial":[29],"link.":[30],"From":[31],"proposed":[33],"S-domain":[34],"model,":[35],"we":[36],"prove":[37],"that":[38,65],"DLL-based":[39,58,79],"CDR":[40,59],"has":[41],"superior":[42],"low-frequency":[43],"than":[46],"PLL-based":[47,67],"CDR,":[48],"whereas,":[49],"assuming":[50],"ideal":[52],"case,":[53],"high-frequency":[54],"of":[57,64,66,75,90],"only":[61],"a":[62,84],"half":[63],"CDR.":[68],"In":[69],"addition,":[70],"characteristics":[74],"both":[76],"PLL-":[77],"CDRs":[80],"are":[81],"analyzed":[82],"practical":[85],"environment.":[86],"Finally,":[87],"consistency":[89],"analysis":[91],"verified":[93],"from":[94],"measurement":[95],"using":[97],"2.7-Gb/s":[98],"enhanced":[99],"reduced-voltage":[100],"differential":[101],"signaling":[102],"(eRVDS)":[103],"receiver.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}