{"id":"https://openalex.org/W3047031678","doi":"https://doi.org/10.1109/tvlsi.2020.3011648","title":"Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO","display_name":"Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO","publication_year":2020,"publication_date":"2020-08-05","ids":{"openalex":"https://openalex.org/W3047031678","doi":"https://doi.org/10.1109/tvlsi.2020.3011648","mag":"3047031678"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3011648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3011648","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021777545","display_name":"Mohammadhadi Danesh","orcid":"https://orcid.org/0000-0001-8395-0025"},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammadhadi Danesh","raw_affiliation_strings":["Cirrus Logic, Austin, TX, USA","University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0001-8395-0025","affiliations":[{"raw_affiliation_string":"Cirrus Logic, Austin, TX, USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019470287","display_name":"Aishwarya Bahudhanam Venkatasubramaniyan","orcid":"https://orcid.org/0000-0003-1970-0798"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aishwarya Bahudhanam Venkatasubramaniyan","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA","University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-1970-0798","affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038302211","display_name":"Gaurav Kapoor","orcid":"https://orcid.org/0000-0002-3246-6775"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Kapoor","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-3246-6775","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103919457","display_name":"Naveen Ramesh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Ramesh","raw_affiliation_strings":["Qualcomm, San Jose, CA, USA","University at Buffalo, Buffalo, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043846253","display_name":"Sudarsan Sadasivuni","orcid":"https://orcid.org/0000-0002-9008-8426"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudarsan Sadasivuni","raw_affiliation_strings":["University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-9008-8426","affiliations":[{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057502115","display_name":"Sanjeev Tannirkulam Chandrasekaran","orcid":"https://orcid.org/0000-0002-2162-7676"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjeev Tannirkulam Chandrasekaran","raw_affiliation_strings":["University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-2162-7676","affiliations":[{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005496543","display_name":"Arindam Sanyal","orcid":"https://orcid.org/0000-0003-4045-6291"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arindam Sanyal","raw_affiliation_strings":["University at Buffalo, Buffalo, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-4045-6291","affiliations":[{"raw_affiliation_string":"University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.3215,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.95260594,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"11","first_page":"2280","last_page":"2289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12859","display_name":"Cell Image Analysis Techniques","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1304","display_name":"Biophysics"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7051525115966797},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.6963385343551636},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.6666879653930664},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5657814145088196},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5512371063232422},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5393459796905518},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5364160537719727},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.5195832252502441},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5057940483093262},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.504210352897644},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47242438793182373},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.4641827940940857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37165316939353943},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36428073048591614},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.34551364183425903},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28511297702789307},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21790257096290588},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.11252555251121521},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07893157005310059}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7051525115966797},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6963385343551636},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.6666879653930664},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5657814145088196},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5512371063232422},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5393459796905518},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5364160537719727},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.5195832252502441},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5057940483093262},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.504210352897644},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47242438793182373},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.4641827940940857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37165316939353943},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36428073048591614},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.34551364183425903},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28511297702789307},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21790257096290588},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.11252555251121521},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07893157005310059},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.3011648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3011648","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1486556453","https://openalex.org/W1517403092","https://openalex.org/W1531237901","https://openalex.org/W1574944801","https://openalex.org/W1967501125","https://openalex.org/W1990478559","https://openalex.org/W2001067488","https://openalex.org/W2041435997","https://openalex.org/W2092798673","https://openalex.org/W2113158626","https://openalex.org/W2116374153","https://openalex.org/W2138874069","https://openalex.org/W2145858709","https://openalex.org/W2151759197","https://openalex.org/W2177571745","https://openalex.org/W2220266102","https://openalex.org/W2293384179","https://openalex.org/W2295460135","https://openalex.org/W2318869941","https://openalex.org/W2401371495","https://openalex.org/W2475301434","https://openalex.org/W2556738576","https://openalex.org/W2594214473","https://openalex.org/W2594309104","https://openalex.org/W2610291885","https://openalex.org/W2745051470","https://openalex.org/W2747618711","https://openalex.org/W2800952470","https://openalex.org/W2808246570","https://openalex.org/W2890133366","https://openalex.org/W2890844360","https://openalex.org/W2898748682","https://openalex.org/W2898782216","https://openalex.org/W2908207594","https://openalex.org/W2965673716","https://openalex.org/W2982555619","https://openalex.org/W3151438815","https://openalex.org/W6648212474","https://openalex.org/W6676995458","https://openalex.org/W6734571791","https://openalex.org/W6769336245","https://openalex.org/W7074240486"],"related_works":["https://openalex.org/W2093731983","https://openalex.org/W4389544506","https://openalex.org/W2128735154","https://openalex.org/W2333684670","https://openalex.org/W4391377915","https://openalex.org/W2910439186","https://openalex.org/W3134956345","https://openalex.org/W2525030438","https://openalex.org/W2126460857","https://openalex.org/W2773228113"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,11,44,123,131],"unified":[4,110],"weak":[5,33],"physical":[6],"unclonable":[7],"function":[8],"(PUF)":[9],"and":[10,24,40,68,70,118,136,150],"true":[12],"random":[13],"number":[14],"generator":[15],"(TRNG)":[16],"based":[17],"on":[18],"the":[19,32,36,51,60,66,80,87,96,141,153],"current-steering":[20],"digital-to-analog":[21],"converter":[22],"(DAC)":[23],"ring":[25],"voltage-controlled":[26],"oscillator":[27],"(VCO).":[28],"Entropy":[29],"source":[30,58,93],"for":[31,59,79],"PUF":[34,85,100,129],"is":[35,62,113],"mismatch":[37,52],"between":[38,53],"NMOS":[39],"PMOS":[41],"transistors":[42],"in":[43,65,115],"cascode":[45],"current":[46],"DAC":[47,67],"as":[48,50],"well":[49],"VCO":[54,69],"quantizers,":[55],"while":[56,140],"entropy":[57,77,92,147],"TRNG":[61,143],"thermal":[63],"noise":[64],"clock":[71],"jitter.":[72],"Instead":[73],"of":[74,98,125,134,138,148],"using":[75],"spatial":[76],"sources":[78],"PUF,":[81],"i.e.,":[82],"multiple":[83,103],"unit":[84,99],"elements,":[86],"proposed":[88],"architecture":[89],"utilizes":[90],"temporal":[91],"by":[94],"capturing":[95],"output":[97],"element":[101],"over":[102],"cycles,":[104],"which":[105],"reduces":[106],"area":[107],"significantly.":[108],"A":[109],"PUF/TRNG":[111],"prototype":[112],"fabricated":[114],"65-nm":[116],"CMOS":[117],"consumes":[119],"0.36":[120],"pJ/bit":[121],"at":[122],"throughput":[124],"100":[126],"Mb/s.":[127],"The":[128],"has":[130,145],"measured":[132],"intra-HD":[133],"0.0906":[135],"inter-HD":[137],"0.4859,":[139],"raw":[142],"bitstream":[144],"an":[146],"0.9991":[149],"passes":[151],"all":[152],"NIST":[154],"statistical":[155],"randomness":[156],"tests.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}