{"id":"https://openalex.org/W3038389725","doi":"https://doi.org/10.1109/tvlsi.2020.3003091","title":"An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems","display_name":"An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems","publication_year":2020,"publication_date":"2020-07-02","ids":{"openalex":"https://openalex.org/W3038389725","doi":"https://doi.org/10.1109/tvlsi.2020.3003091","mag":"3038389725"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3003091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3003091","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101794128","display_name":"Qian Ding","orcid":"https://orcid.org/0000-0001-7434-8075"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Qian Ding","raw_affiliation_strings":["University of Southampton, Southampton, U.K"],"affiliations":[{"raw_affiliation_string":"University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013406313","display_name":"Graham Knight","orcid":"https://orcid.org/0000-0001-8255-1225"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Graham Knight","raw_affiliation_strings":["ARM Ltd., Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"ARM Ltd., Cambridge, U.K","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Terrence Mak","raw_affiliation_strings":["University of Southampton, Southampton, U.K"],"affiliations":[{"raw_affiliation_string":"University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101794128"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41369203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"9","first_page":"2042","last_page":"2054"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8024346232414246},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7955464124679565},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7229304313659668},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7044743299484253},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6714779138565063},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6586570143699646},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5576881766319275},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5427364110946655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5357251763343811},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5267818570137024},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5082990527153015},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.45546942949295044},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.361880362033844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3609777092933655},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2205583155155182},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18528679013252258},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10658872127532959}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8024346232414246},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7955464124679565},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7229304313659668},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7044743299484253},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6714779138565063},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6586570143699646},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5576881766319275},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5427364110946655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5357251763343811},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5267818570137024},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5082990527153015},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.45546942949295044},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.361880362033844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3609777092933655},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2205583155155182},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18528679013252258},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10658872127532959},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.3003091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3003091","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1963484171","https://openalex.org/W1985388413","https://openalex.org/W1995561044","https://openalex.org/W2007439280","https://openalex.org/W2023481565","https://openalex.org/W2031766433","https://openalex.org/W2065653320","https://openalex.org/W2075664962","https://openalex.org/W2090500401","https://openalex.org/W2096279303","https://openalex.org/W2103841638","https://openalex.org/W2108413689","https://openalex.org/W2108649352","https://openalex.org/W2121711235","https://openalex.org/W2124567620","https://openalex.org/W2130580145","https://openalex.org/W2133365606","https://openalex.org/W2133916137","https://openalex.org/W2145236323","https://openalex.org/W2148406690","https://openalex.org/W2149199452","https://openalex.org/W2162683631","https://openalex.org/W2166251094","https://openalex.org/W2234584938","https://openalex.org/W2343857192","https://openalex.org/W2802786008","https://openalex.org/W2909835564","https://openalex.org/W3143262395","https://openalex.org/W4205786437","https://openalex.org/W6673117875"],"related_works":["https://openalex.org/W9646160","https://openalex.org/W4562818","https://openalex.org/W5915676","https://openalex.org/W8328194","https://openalex.org/W1979787","https://openalex.org/W7340442","https://openalex.org/W8422986","https://openalex.org/W6641605","https://openalex.org/W12813768","https://openalex.org/W10076840"],"abstract_inverted_index":{"Due":[0],"to":[1,24,42,139,171],"the":[2,21,30,64,82,87,91,126,143],"increasing":[3],"interconnect":[4],"delay":[5,135],"caused":[6],"by":[7,114],"shrinking":[8],"wiring":[9],"dimensions,":[10],"modern":[11],"synchronous":[12],"many-core":[13,175],"systems":[14],"are":[15,160],"now":[16],"facing":[17],"critical":[18],"issues.":[19],"Particularly,":[20],"power":[22,97,158],"budget":[23],"propagate":[25],"high-frequency":[26],"clock":[27,45,59,68,75,89,93,104,128,155,172],"signals":[28],"across":[29,49],"chip":[31],"is":[32,107],"limited.":[33],"It":[34],"becomes":[35],"more":[36],"challenging":[37],"using":[38,72,115],"conventional":[39],"metallic":[40],"interconnects":[41],"deliver":[43],"a":[44,55,110,132,147,168],"with":[46],"low":[47],"uncertainties":[48],"active":[50],"dies.":[51],"This":[52],"article":[53],"proposes":[54],"novel":[56,111],"hybrid":[57,103],"wireless-wired":[58],"distribution":[60,69,105,129,173],"network,":[61],"which":[62],"improves":[63],"performance":[65],"of":[66,81,86,137,149],"ON-chip":[67],"significantly.":[70],"By":[71],"embedded":[73],"wireless":[74,88],"transmitter":[76],"and":[77,96,151,157],"receiver":[78],"designs,":[79],"because":[80],"high":[83],"fan-out":[84],"feature":[85],"transmission,":[90],"overall":[92],"delay,":[94],"skew,":[95],"have":[98],"been":[99],"reduced.":[100],"The":[101],"proposed":[102,127,165],"scheme":[106],"verified":[108],"through":[109],"test":[112],"circuit":[113],"Arm":[116],"Mali-G77":[117],"GPU":[118],"as":[119],"an":[120],"example.":[121],"Experimental":[122],"results":[123],"indicate":[124],"that":[125],"network":[130],"exhibits":[131],"significant":[133],"global":[134],"reduction":[136,153],"up":[138],"28.8%.":[140],"Also,":[141],"for":[142,174,179],"best":[144],"case":[145],"scenario,":[146],"maximum":[148],"46.7%":[150],"17.7%":[152],"in":[154],"skew":[156],"consumption,":[159],"identified,":[161],"respectively.":[162],"Thus,":[163],"our":[164],"approach":[166],"offers":[167],"promising":[169],"solution":[170],"integrated":[176],"circuits,":[177],"especially":[178],"high-performance":[180],"systems.":[181]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}