{"id":"https://openalex.org/W3041259634","doi":"https://doi.org/10.1109/tvlsi.2020.3002481","title":"Assertions for Protecting Mixed-Signal Latency Contracts in Power Management","display_name":"Assertions for Protecting Mixed-Signal Latency Contracts in Power Management","publication_year":2020,"publication_date":"2020-07-08","ids":{"openalex":"https://openalex.org/W3041259634","doi":"https://doi.org/10.1109/tvlsi.2020.3002481","mag":"3041259634"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.3002481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3002481","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084186243","display_name":"Sudipa Mandal","orcid":"https://orcid.org/0000-0002-8952-3638"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudipa Mandal","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0002-8952-3638","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033329960","display_name":"Pallab Dasgupta","orcid":"https://orcid.org/0000-0002-2178-8154"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pallab Dasgupta","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0002-2178-8154","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022880201","display_name":"Aritra Hazra","orcid":"https://orcid.org/0000-0003-2076-3577"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aritra Hazra","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0003-2076-3577","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046428081","display_name":"C.R. Mohan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chunduri Rama Mohan","raw_affiliation_strings":["GTCHE, Intel Technology India Pvt. Ltd., Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GTCHE, Intel Technology India Pvt. Ltd., Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2081,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5094157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":"8","first_page":"1745","last_page":"1756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6768802404403687},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5760790109634399},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.5477251410484314},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.5401912927627563},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4678550362586975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4347338378429413},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42487451434135437},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42133229970932007},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42116305232048035},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41736146807670593},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21849313378334045},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14580562710762024},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1164000928401947},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10325750708580017}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6768802404403687},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5760790109634399},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5477251410484314},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.5401912927627563},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4678550362586975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4347338378429413},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42487451434135437},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42133229970932007},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42116305232048035},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41736146807670593},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21849313378334045},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14580562710762024},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1164000928401947},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10325750708580017},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.3002481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.3002481","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1552453883","https://openalex.org/W1579800445","https://openalex.org/W1582019256","https://openalex.org/W1633471522","https://openalex.org/W1934125700","https://openalex.org/W1998492944","https://openalex.org/W2018320583","https://openalex.org/W2036961265","https://openalex.org/W2105524902","https://openalex.org/W2105606575","https://openalex.org/W2108730429","https://openalex.org/W2133079932","https://openalex.org/W2138264002","https://openalex.org/W2158899676","https://openalex.org/W2166243422","https://openalex.org/W2343845377","https://openalex.org/W2600177544","https://openalex.org/W2946512309","https://openalex.org/W3098674649","https://openalex.org/W4254521933","https://openalex.org/W6676080572"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W2035655557","https://openalex.org/W4230849338","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W2051656615","https://openalex.org/W2028499810","https://openalex.org/W2087570634","https://openalex.org/W2148034879","https://openalex.org/W2072190555"],"abstract_inverted_index":{"Mixed-signal":[0],"components,":[1,61],"such":[2,96],"as":[3,78],"low":[4,22],"dropouts":[5],"(LDOs)":[6],"and":[7,83,100,135],"phase":[8],"locked":[9],"loops":[10],"(PLLs),":[11],"are":[12,163],"widely":[13],"used":[14,164],"inside":[15],"the":[16,32,41,49,54,59,69,81,84,109,117,120,142,146,151,158,171],"on-chip":[17],"power":[18,23,33,42,46,110,121,147,175],"management":[19,34,111,122,148],"fabric":[20],"of":[21,31,58,119,145,153,174],"integrated":[24],"system-on-chip":[25],"(SoC)":[26],"designs.":[27],"The":[28,73],"digital":[29,82,143,172],"brain":[30,144],"logic":[35,173],"that":[36],"is":[37,157],"responsible":[38],"for":[39,91,94,141,165],"regulating":[40],"delivery":[43],"to":[44,52,65,103],"different":[45],"domains":[47,70],"in":[48,68,108,131],"chip":[50],"has":[51],"consider":[53],"real":[55],"time":[56],"latencies":[57,74],"analog":[60,167],"which":[62],"otherwise":[63],"leads":[64],"functional":[66],"errors":[67],"being":[71],"driven.":[72],"may":[75],"be":[76],"viewed":[77],"contracts":[79,99,169],"between":[80],"analog.":[85],"This":[86],"article":[87],"presents":[88],"an":[89],"approach":[90],"generating":[92],"assertions":[93,162],"protecting":[95],"mixed-signal":[97,127],"latency":[98,168],"using":[101],"them":[102],"rule":[104],"out":[105],"timing":[106],"bugs":[107],"logic.":[112,149],"Our":[113],"tool":[114],"flow":[115],"enables":[116],"verification":[118,139],"fabric,":[123],"combining":[124],"a":[125,132,136],"novel":[126],"assertion":[128],"checking":[129],"method":[130,140],"simulation":[133],"setting,":[134],"full":[137],"formal":[138],"To":[150],"best":[152],"our":[154],"knowledge,":[155],"this":[156],"first":[159],"framework":[160],"where":[161],"binding":[166],"on":[170],"management.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}