{"id":"https://openalex.org/W3035542333","doi":"https://doi.org/10.1109/tvlsi.2020.2996544","title":"PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications","display_name":"PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications","publication_year":2020,"publication_date":"2020-06-15","ids":{"openalex":"https://openalex.org/W3035542333","doi":"https://doi.org/10.1109/tvlsi.2020.2996544","mag":"3035542333"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2996544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2996544","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065389930","display_name":"Mahdi Yektaei","orcid":"https://orcid.org/0000-0001-6789-3710"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mahdi Yektaei","raw_affiliation_strings":["Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036799779","display_name":"M. B. Ghaznavi\u2010Ghoushchi","orcid":"https://orcid.org/0000-0001-7026-9476"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. B. Ghaznavi-Ghoushchi","raw_affiliation_strings":["Shahed University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065389930"],"corresponding_institution_ids":["https://openalex.org/I119025939"],"apc_list":null,"apc_paid":null,"fwci":0.822,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72285565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"28","issue":"8","first_page":"1782","last_page":"1795"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.8526428937911987},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.8101728558540344},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6971544623374939},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6083134412765503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5871175527572632},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5371741652488708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4809545576572418},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47921639680862427},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.45597517490386963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41717270016670227},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.41085484623908997},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.40813693404197693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3604971766471863},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.19399982690811157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1705956757068634},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15672540664672852}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.8526428937911987},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.8101728558540344},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6971544623374939},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6083134412765503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5871175527572632},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5371741652488708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4809545576572418},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47921639680862427},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.45597517490386963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41717270016670227},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.41085484623908997},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.40813693404197693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3604971766471863},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.19399982690811157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1705956757068634},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15672540664672852},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2996544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2996544","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1546705134","https://openalex.org/W1578213314","https://openalex.org/W1595653372","https://openalex.org/W1595733580","https://openalex.org/W1997433601","https://openalex.org/W2019727651","https://openalex.org/W2022266980","https://openalex.org/W2039097694","https://openalex.org/W2059555657","https://openalex.org/W2066735563","https://openalex.org/W2099144852","https://openalex.org/W2103486973","https://openalex.org/W2122846829","https://openalex.org/W2140984188","https://openalex.org/W2150526221","https://openalex.org/W2150857640","https://openalex.org/W2157637127","https://openalex.org/W2163272875","https://openalex.org/W2516594953","https://openalex.org/W2621082116","https://openalex.org/W2741337042","https://openalex.org/W2793219114","https://openalex.org/W2794693873","https://openalex.org/W2805857112","https://openalex.org/W2810664436","https://openalex.org/W2899956174","https://openalex.org/W2912370341","https://openalex.org/W2946899231","https://openalex.org/W6749736828","https://openalex.org/W6758171277"],"related_works":["https://openalex.org/W2787979264","https://openalex.org/W2049889603","https://openalex.org/W2136406454","https://openalex.org/W2901267638","https://openalex.org/W2171305391","https://openalex.org/W2056314744","https://openalex.org/W2171302144","https://openalex.org/W2084540779","https://openalex.org/W2284990248","https://openalex.org/W1558283416"],"abstract_inverted_index":{"This":[0,88],"article":[1],"presents":[2],"two":[3],"novel":[4,63],"structures":[5,64,120,159],"for":[6],"designing":[7],"current":[8],"mode":[9],"logic":[10],"(CML)":[11],"digital":[12,37,100],"circuits":[13,186],"[MOS":[14],"CML":[15,20,99,143],"(MCML)":[16],"and":[17,25,67,77,111,135,149,165,196,203,207,209],"multiple":[18],"tail":[19,86],"(MTCML)]":[21],"in":[22,62,82,104,162,174],"ultralow-power":[23],"(ULP)":[24],"high-speed":[26],"(HS)":[27],"applications.":[28,167],"The":[29,127,142,153],"transistor's":[30],"bulk":[31],"can":[32],"be":[33],"used":[34,61],"as":[35,146],"a":[36,41,48,131,181],"signal":[38],"input":[39],"at":[40],"level,":[42],"where":[43],"it":[44,68],"does":[45],"not":[46],"cause":[47],"disturbance":[49],"to":[50,71],"the":[51,54,57,85,94,98,105,114,118,123,136,157,175,178,200,213],"operation":[52],"of":[53,59,84,107,125,156,177],"transistor.":[55],"Therefore,":[56],"number":[58],"transistors":[60],"is":[65,69,90,160,172],"reduced":[66],"possible":[70],"improve":[72],"power":[73],"delay":[74,80],"product":[75],"(PDP)":[76],"time":[78],"propagation":[79],"(TPD)":[81],"some":[83],"currents.":[87],"technique":[89,96],"obtained":[91],"through":[92],"integrating":[93],"bulk-driven":[95,108],"into":[97],"circuits,":[101],"which":[102],"are":[103,151,187],"form":[106,176],"MCML":[109],"(BD-MCML)":[110],"BD-MTCML.":[112],"In":[113],"conventional":[115,182],"CMOS":[116],"technology,":[117],"proposed":[119,158],"depend":[121],"on":[122,199,212],"type":[124],"substrate.":[126],"BD-MCML":[128],"structure":[129],"uses":[130,138],"deep":[132],"n-well":[133,140],"technology":[134],"BD-MTCML":[137,179],"an":[139,169],"technology.":[141,184],"gates,":[144],"such":[145],"AND,":[147],"XOR,":[148],"D-latch,":[150],"suggested.":[152],"systematic":[154],"use":[155],"discussed":[161],"both":[163],"HS":[164,201],"ULP":[166,214],"Finally,":[168],"unsigned":[170],"multiplier":[171],"designed":[173],"with":[180],"180-nm":[183],"Mixed-signal":[185],"Serial/De-serial":[188],"(SerDes),":[189],"optical":[190],"receivers,":[191,195],"radio":[192],"frequency":[193],"(RF)":[194],"line":[197],"drivers":[198],"approach,":[202],"also":[204],"video":[205],"processors":[206],"A/D":[208],"D/A":[210],"converters":[211],"approach.":[215]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}