{"id":"https://openalex.org/W3011368285","doi":"https://doi.org/10.1109/tvlsi.2020.2976099","title":"In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands","display_name":"In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands","publication_year":2020,"publication_date":"2020-03-13","ids":{"openalex":"https://openalex.org/W3011368285","doi":"https://doi.org/10.1109/tvlsi.2020.2976099","mag":"3011368285"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2976099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2976099","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072637140","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-3314-1606","affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069739724","display_name":"Honglan Zhan","orcid":"https://orcid.org/0000-0002-2840-9639"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Honglan Zhan","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-2840-9639","affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100362256","display_name":"Xuan Li","orcid":"https://orcid.org/0000-0001-6009-7711"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Li","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-6009-7711","affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075966974","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-2408-5048","affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017413053","display_name":"Wenjuan Lu","orcid":"https://orcid.org/0000-0001-6201-8589"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037391840","display_name":"Xiulong Wu","orcid":"https://orcid.org/0000-0002-5012-2570"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-5012-2570","affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066523003","display_name":"Junning Chen","orcid":"https://orcid.org/0000-0001-7121-0994"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junning Chen","raw_affiliation_strings":["School of Electronic and Information Engineering, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Information Engineering, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":2.8264,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.91101473,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"28","issue":"5","first_page":"1316","last_page":"1320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8558481931686401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7453674077987671},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6673458218574524},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6497535705566406},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4568134546279907},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4562176465988159},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4430261552333832},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4359170198440552},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4323650598526001},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4306378662586212},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.42363500595092773},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.41787663102149963},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4141855239868164},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4101654887199402},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3702054023742676},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35972124338150024},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3110145330429077},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16189005970954895},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.14273664355278015},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1303146779537201}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8558481931686401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7453674077987671},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6673458218574524},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6497535705566406},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4568134546279907},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4562176465988159},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4430261552333832},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4359170198440552},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4323650598526001},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4306378662586212},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.42363500595092773},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.41787663102149963},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4141855239868164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4101654887199402},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3702054023742676},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35972124338150024},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3110145330429077},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16189005970954895},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.14273664355278015},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1303146779537201},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2976099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2976099","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5582252795","display_name":"\u65b0\u539f\u7406\u5b58\u50a8\u5668\u4ef6\u7684\u5b58\u5185\u8ba1\u7b97\u5173\u952e\u6280\u672f\u7814\u7a76","funder_award_id":"61934005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7045866682","display_name":null,"funder_award_id":"2018YFB2202602","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1964999964","https://openalex.org/W2331783522","https://openalex.org/W2775637085","https://openalex.org/W2899871389","https://openalex.org/W2916391703","https://openalex.org/W2948799117","https://openalex.org/W2964176059","https://openalex.org/W2966878541","https://openalex.org/W3104353813"],"related_works":["https://openalex.org/W4389166713","https://openalex.org/W4387449314","https://openalex.org/W4319431058","https://openalex.org/W2282934097","https://openalex.org/W3121712272","https://openalex.org/W2047264287","https://openalex.org/W4225739994","https://openalex.org/W2104200744","https://openalex.org/W3103704822","https://openalex.org/W3183424241"],"abstract_inverted_index":{"The":[0,93,103],"von":[1],"Neumann":[2],"architecture":[3],"is":[4,17,97,170],"approaching":[5],"its":[6],"limits":[7],"in":[8,76,160],"terms":[9],"of":[10,61,110],"scalability":[11],"and":[12,41,56,71,138],"power":[13],"consumption.":[14],"In-memory":[15],"computation":[16,114],"a":[18,28,141,146],"possible":[19],"approach":[20],"to":[21,50,86,172],"mitigate":[22],"this":[23],"limitation.":[24],"This":[25],"brief":[26],"proposes":[27],"configurable":[29],"8T":[30],"static":[31],"random":[32],"access":[33],"memory":[34,144,149],"(SRAM)":[35],"cell":[36],"with":[37,123,179],"double":[38],"word":[39],"lines":[40],"three":[42,62,83],"read":[43,84],"ports":[44,85],"for":[45,150],"in-memory":[46,113],"computing.":[47],"In":[48,128],"addition":[49],"the":[51,82,108,111,130,161,167],"normal":[52],"SRAM":[53,105,132],"function,":[54],"XOR/XNOR":[55],"compound":[57,119],"Boolean":[58,120],"logic":[59,94,121],"operations":[60,122],"or":[63,145],"four":[64],"operands,":[65],"such":[66],"as":[67,140],"AND-OR,":[68],"AND-OR-INVERT,":[69],"OR-AND,":[70],"OR-AND-INVERT,":[72],"can":[73,135],"be":[74,136],"performed":[75],"one":[77],"cycle":[78],"by":[79],"fully":[80],"utilizing":[81],"obtain":[87],"13.2-fJ/bit":[88],"consumption":[89],"at":[90,100,157],"0.6":[91,158],"V.":[92,102],"operation":[95],"frequency":[96,169],"793":[98],"MHz":[99,174],"1.2":[101,165],"proposed":[104,131],"effectively":[106],"resolves":[107],"bottleneck":[109],"existing":[112],"schemes":[115],"that":[116],"only":[117],"support":[118],"more":[124],"than":[125],"two":[126],"cycles.":[127],"addition,":[129],"array":[133],"scheme":[134],"configured":[137],"used":[139],"binary":[142],"content-addressable":[143,148],"ternary":[147],"searching":[151,168,176],"operations;":[152],"it":[153],"achieves":[154],"0.24":[155],"fJ/search/bit":[156],"V":[159],"worst":[162],"case.":[163],"At":[164],"V,":[166],"up":[171],"813":[173],"when":[175],"128":[177],"bits":[178],"65-nm":[180],"technology.":[181]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}