{"id":"https://openalex.org/W3011029401","doi":"https://doi.org/10.1109/tvlsi.2020.2975589","title":"A 2-D Calibration Scheme for Resistive Nonvolatile Memories","display_name":"A 2-D Calibration Scheme for Resistive Nonvolatile Memories","publication_year":2020,"publication_date":"2020-03-11","ids":{"openalex":"https://openalex.org/W3011029401","doi":"https://doi.org/10.1109/tvlsi.2020.2975589","mag":"3011029401"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2975589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2975589","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100701962","display_name":"Albert Lee","orcid":"https://orcid.org/0000-0002-0258-181X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I4210105647","display_name":"Inston (United States)","ror":"https://ror.org/01em1bx15","country_code":"US","type":"company","lineage":["https://openalex.org/I4210105647"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Albert Lee","raw_affiliation_strings":["Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA","Inston Inc., Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Inston Inc., Los Angeles, USA","institution_ids":["https://openalex.org/I4210105647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088476758","display_name":"Raahul Jagannathan","orcid":"https://orcid.org/0000-0003-1724-6595"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raahul Jagannathan","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103006442","display_name":"Di Wu","orcid":"https://orcid.org/0000-0001-7181-1212"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I4210105647","display_name":"Inston (United States)","ror":"https://ror.org/01em1bx15","country_code":"US","type":"company","lineage":["https://openalex.org/I4210105647"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Di Wu","raw_affiliation_strings":["Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA","Inston Inc., Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Inston Inc., Los Angeles, USA","institution_ids":["https://openalex.org/I4210105647"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101614094","display_name":"Kang L. Wang","orcid":"https://orcid.org/0000-0002-9363-1279"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kang L. Wang","raw_affiliation_strings":["Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California at Los Angeles, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100701962"],"corresponding_institution_ids":["https://openalex.org/I161318765","https://openalex.org/I4210105647"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.01860381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"28","issue":"6","first_page":"1371","last_page":"1377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7349730134010315},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6141105890274048},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5387455224990845},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5078921914100647},{"id":"https://openalex.org/keywords/joins","display_name":"Joins","score":0.500983715057373},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4979574680328369},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4826248586177826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46359768509864807},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4495094418525696},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4315989315509796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.383808434009552},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33119136095046997},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19447609782218933},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1933887004852295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1453436315059662},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11298343539237976}],"concepts":[{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7349730134010315},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6141105890274048},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5387455224990845},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5078921914100647},{"id":"https://openalex.org/C2778692605","wikidata":"https://www.wikidata.org/wiki/Q4041866","display_name":"Joins","level":2,"score":0.500983715057373},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4979574680328369},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4826248586177826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46359768509864807},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4495094418525696},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4315989315509796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.383808434009552},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33119136095046997},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19447609782218933},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1933887004852295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1453436315059662},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11298343539237976},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2975589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2975589","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4705420086","display_name":null,"funder_award_id":"1935362","funder_id":"https://openalex.org/F4320335353","funder_display_name":"National Science Foundation of Sri Lanka"},{"id":"https://openalex.org/G4872893023","display_name":null,"funder_award_id":"FA8650-18-2-7867","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320335353","display_name":"National Science Foundation of Sri Lanka","ror":"https://ror.org/010xaa060"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1855483721","https://openalex.org/W1975617480","https://openalex.org/W1980970064","https://openalex.org/W1990414995","https://openalex.org/W1997147166","https://openalex.org/W2021267417","https://openalex.org/W2034089924","https://openalex.org/W2035257891","https://openalex.org/W2056945148","https://openalex.org/W2104441235","https://openalex.org/W2116826022","https://openalex.org/W2132503037","https://openalex.org/W2140335130","https://openalex.org/W2168972302","https://openalex.org/W2288519604","https://openalex.org/W2338228311","https://openalex.org/W2566008160","https://openalex.org/W2584290594","https://openalex.org/W2742395195","https://openalex.org/W2775592721","https://openalex.org/W2789899229","https://openalex.org/W2793776854","https://openalex.org/W2921351161","https://openalex.org/W2922523256","https://openalex.org/W4233099936","https://openalex.org/W6659307720","https://openalex.org/W6684474170","https://openalex.org/W6742224841","https://openalex.org/W6748890629","https://openalex.org/W6761042657"],"related_works":["https://openalex.org/W2088925915","https://openalex.org/W2382891957","https://openalex.org/W2393491644","https://openalex.org/W2067184662","https://openalex.org/W2054635671","https://openalex.org/W2931688134","https://openalex.org/W2545245183","https://openalex.org/W3047837489","https://openalex.org/W2377919138","https://openalex.org/W2199653281"],"abstract_inverted_index":{"Resistive":[0],"nonvolatile":[1],"memories":[2],"(NVMs)":[3],"promise":[4],"significant":[5],"performance":[6],"improvement":[7,143],"over":[8],"existing":[9],"NVM":[10],"candidates.":[11],"However,":[12],"fabrication":[13],"nonidealities":[14],"and":[15,71,85,94,117,141,168],"parasitics":[16],"on":[17,82,145],"the":[18,26,31,43,83,101,132,146,152,159,164],"access":[19],"path":[20],"cause":[21],"cell":[22],"location-dependent":[23],"variations":[24],"in":[25,105,120],"total":[27,156],"resistance":[28],"received":[29],"at":[30,79],"read":[32],"circuitry.":[33],"Write":[34],"characteristics":[35],"delivered":[36],"to":[37,62,74,127],"each":[38,48,80],"cell,":[39,49],"as":[40,42],"well":[41],"optimal":[44],"write":[45],"conditions":[46],"for":[47],"are":[50,97],"also":[51],"location-dependent.":[52],"In":[53],"this":[54],"article,":[55],"we":[56],"propose":[57],"a":[58,76,106],"2-D":[59,102,136,160],"calibration":[60,103,129,134,137,149,157,161],"scheme":[61,68,104,162],"address":[63],"these":[64],"variations.":[65],"The":[66,91],"proposed":[67],"joins":[69],"row":[70],"column":[72],"calibrations":[73],"create":[75],"correction":[77],"grid":[78],"crosspoint":[81],"array":[84],"effectively":[86],"cancels":[87],"many":[88],"spatial":[89],"patterns.":[90],"enabling":[92],"circuit":[93],"algorithmic":[95],"modifications":[96],"described.":[98],"We":[99],"assess":[100],"28-nm":[107],"<inline-formula":[108],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[110],"<tex-math":[111],"notation=\"LaTeX\">$256\\times":[112],"256$":[113],"</tex-math></inline-formula>":[114],"memory":[115],"array,":[116],"show":[118],"reduction":[119],"variability":[121,165],"across":[122],"multiple":[123],"gradient":[124],"patterns":[125],"compared":[126],"conventional":[128],"methods.":[130],"For":[131,151],"same":[133,153],"granularity,":[135],"achieves":[138],"between":[139,166],"41%":[140],"99%":[142],"depending":[144],"amount":[147,154],"of":[148,155],"bits.":[150],"bits,":[158],"reduces":[163],"39%":[167],"99%.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}