{"id":"https://openalex.org/W3008474499","doi":"https://doi.org/10.1109/tvlsi.2020.2971636","title":"A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques","display_name":"A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques","publication_year":2020,"publication_date":"2020-02-20","ids":{"openalex":"https://openalex.org/W3008474499","doi":"https://doi.org/10.1109/tvlsi.2020.2971636","mag":"3008474499"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2971636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2971636","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101814984","display_name":"Jianwei Yang","orcid":"https://orcid.org/0000-0002-8329-968X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianwei Yang","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043375997","display_name":"Fan Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Dai","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100703678","display_name":"Weizhen Wang","orcid":"https://orcid.org/0000-0003-2144-1393"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weizhen Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101814984"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.3718,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.84937992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"6","first_page":"1423","last_page":"1434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.725235104560852},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6848891973495483},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.5705820918083191},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5355826020240784},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48767054080963135},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4566255807876587},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43104875087738037},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42250603437423706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29571333527565},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.2526358962059021},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23107394576072693},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2013305127620697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17842891812324524},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13186883926391602},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0949450135231018}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.725235104560852},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6848891973495483},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.5705820918083191},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5355826020240784},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48767054080963135},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4566255807876587},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43104875087738037},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42250603437423706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29571333527565},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.2526358962059021},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23107394576072693},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2013305127620697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17842891812324524},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13186883926391602},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0949450135231018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2971636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2971636","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2519052758","display_name":null,"funder_award_id":"61934002","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2634608123","display_name":null,"funder_award_id":"61574040","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4372233752","display_name":null,"funder_award_id":"61751401","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4596533236","display_name":null,"funder_award_id":"61525401","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1543721789","https://openalex.org/W1564476670","https://openalex.org/W1572251059","https://openalex.org/W1599906532","https://openalex.org/W1602420333","https://openalex.org/W1604156871","https://openalex.org/W1607006990","https://openalex.org/W1868304350","https://openalex.org/W2047642791","https://openalex.org/W2078199274","https://openalex.org/W2085187581","https://openalex.org/W2096490242","https://openalex.org/W2117082663","https://openalex.org/W2125025555","https://openalex.org/W2140823840","https://openalex.org/W2149066540","https://openalex.org/W2150051818","https://openalex.org/W2154909745","https://openalex.org/W2261293451","https://openalex.org/W2592705047","https://openalex.org/W2604725724","https://openalex.org/W2746796098","https://openalex.org/W2790926577","https://openalex.org/W2794952452","https://openalex.org/W2799920367","https://openalex.org/W2888469969","https://openalex.org/W2903143476","https://openalex.org/W2921643410","https://openalex.org/W2944942867","https://openalex.org/W2951615568","https://openalex.org/W2953355178","https://openalex.org/W2954035222","https://openalex.org/W2972319298","https://openalex.org/W4245524709","https://openalex.org/W4289115712","https://openalex.org/W6635937959","https://openalex.org/W6639316159","https://openalex.org/W6662364431","https://openalex.org/W6692529227","https://openalex.org/W6764345757"],"related_works":["https://openalex.org/W2615598724","https://openalex.org/W154749848","https://openalex.org/W2358304601","https://openalex.org/W2365182058","https://openalex.org/W1739870862","https://openalex.org/W2099004443","https://openalex.org/W2461425825","https://openalex.org/W2148684293","https://openalex.org/W2353934931","https://openalex.org/W2349979509"],"abstract_inverted_index":{"Aimed":[0],"at":[1,127],"improving":[2],"the":[3,45,49,57,108,149,155,162,183],"resistance":[4],"against":[5,95],"power":[6,84,96,157,163,179],"analysis":[7,97,158,164],"attacks,":[8],"a":[9,83,133],"systematic":[10],"and":[11,23,35,48,52,76,78,87,124,161],"architectural":[12],"design":[13],"approach":[14],"for":[15],"multicore":[16,59,110],"processors":[17],"is":[18,24,91,112,146],"proposed":[19,58,92,109],"in":[20,26,43,114],"this":[21],"article":[22],"demonstrated":[25],"an":[27],"eight-core":[28],"prototype":[29],"platform":[30,60],"with":[31,132,142,175],"low":[32],"performance":[33],"overhead":[34],"hardware":[36],"cost.":[37],"In":[38],"order":[39],"to":[40,93,129],"introduce":[41],"randomness":[42],"both":[44],"time":[46],"dimension":[47,51],"amplitude":[50],"make":[53],"realignment":[54],"extremely":[55],"difficult,":[56],"leverages":[61],"several":[62],"methods":[63,145],"together,":[64],"such":[65],"as":[66],"random":[67,71],"task":[68],"scheduling":[69],"(RTS),":[70],"insertion":[72],"of":[73,107],"operations":[74],"(RIO),":[75],"frequency":[77],"phase":[79],"randomization":[80,144],"(FPR).":[81],"Moreover,":[82],"state":[85],"monitoring":[86],"control":[88],"(PSMC)":[89],"scheme":[90],"defend":[94],"attacks":[98,160,165],"by":[99],"keeping":[100],"enough":[101],"background":[102],"noises.":[103],"A":[104],"test":[105],"chip":[106],"processor":[111],"fabricated":[113],"Taiwan":[115],"Semiconductor":[116],"Manufacturing":[117],"Company":[118],"(TSMC)":[119],"65-nm":[120],"CMOS":[121],"LP":[122],"technology":[123],"can":[125],"operate":[126],"up":[128],"800":[130],"MHz":[131],"1.2-V":[134],"supply.":[135],"The":[136],"Advanced":[137],"Encryption":[138],"Standard":[139],"(AES)":[140],"algorithm":[141],"these":[143],"implemented":[147],"on":[148,167],"processor.":[150],"Measurement":[151],"results":[152],"show":[153],"that":[154],"correlation":[156],"(CPA)":[159],"based":[166],"convolutional":[168],"neural":[169],"networks":[170],"(CNNs)":[171],"are":[172,185],"unsuccessful":[173],"even":[174],"2":[176],"000":[177,178],"traces":[180],"when":[181],"all":[182],"countermeasures":[184],"used.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}