{"id":"https://openalex.org/W3005682104","doi":"https://doi.org/10.1109/tvlsi.2020.2969094","title":"An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform","display_name":"An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform","publication_year":2020,"publication_date":"2020-02-11","ids":{"openalex":"https://openalex.org/W3005682104","doi":"https://doi.org/10.1109/tvlsi.2020.2969094","mag":"3005682104"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2969094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2969094","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025171789","display_name":"Luis Alberto Aranda","orcid":"https://orcid.org/0000-0003-4458-9761"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Alberto Aranda","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-4458-9761","affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078857723","display_name":"Alfonso S\u00e1nchez\u2010Maci\u00e1n","orcid":"https://orcid.org/0000-0002-2220-0594"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfonso Sanchez-Macian","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0002-2220-0594","affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0001-7133-9026","affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"ARIES research center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3020445194"],"apc_list":null,"apc_paid":null,"fwci":0.3414,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.52856523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"28","issue":"5","first_page":"1336","last_page":"1340"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.8609744906425476},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7642868757247925},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7036358118057251},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5541312098503113},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.526676595211029},{"id":"https://openalex.org/keywords/transform-coding","display_name":"Transform coding","score":0.5040997266769409},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5032209753990173},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47322216629981995},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4485253393650055},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.44436439871788025},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.42866966128349304},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.428346186876297},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4222063422203064},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41066211462020874},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4105684161186218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3739970624446869},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37049049139022827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3582000136375427},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.28630271553993225},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.2469399869441986},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2092723548412323},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13918378949165344}],"concepts":[{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.8609744906425476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7642868757247925},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7036358118057251},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5541312098503113},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.526676595211029},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.5040997266769409},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5032209753990173},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47322216629981995},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4485253393650055},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.44436439871788025},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.42866966128349304},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.428346186876297},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4222063422203064},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41066211462020874},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4105684161186218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3739970624446869},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37049049139022827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3582000136375427},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.28630271553993225},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2469399869441986},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2092723548412323},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13918378949165344},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2969094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2969094","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W153508223","https://openalex.org/W1590134320","https://openalex.org/W2025474944","https://openalex.org/W2031614119","https://openalex.org/W2042544282","https://openalex.org/W2062271532","https://openalex.org/W2081845795","https://openalex.org/W2083613288","https://openalex.org/W2104138391","https://openalex.org/W2119982490","https://openalex.org/W2134053827","https://openalex.org/W2137504933","https://openalex.org/W2151160766","https://openalex.org/W2566449414","https://openalex.org/W2735185372","https://openalex.org/W2803808538","https://openalex.org/W2809804527","https://openalex.org/W2884256453","https://openalex.org/W2903591263","https://openalex.org/W2905120479","https://openalex.org/W2914746050","https://openalex.org/W2915065931","https://openalex.org/W2937596606","https://openalex.org/W4242551427","https://openalex.org/W4388322781","https://openalex.org/W6666114497","https://openalex.org/W6675634894"],"related_works":["https://openalex.org/W2000379092","https://openalex.org/W2152497502","https://openalex.org/W2094583657","https://openalex.org/W2085138612","https://openalex.org/W2184926577","https://openalex.org/W2316937124","https://openalex.org/W3184123971","https://openalex.org/W1594300462","https://openalex.org/W2040421909","https://openalex.org/W1606460848"],"abstract_inverted_index":{"The":[0,35],"discrete":[1],"cosine":[2],"transform":[3],"(DCT)":[4],"is":[5,20,40,63,114],"a":[6,48,151],"key":[7],"building":[8],"block":[9],"for":[10,110],"many":[11],"applications":[12,25,39],"in":[13,23,47,132],"communications":[14],"and":[15,56,79,116],"signal":[16],"processing.":[17],"Likewise,":[18],"it":[19,62],"also":[21],"popular":[22],"space":[24,38],"such":[26],"as":[27],"those":[28],"that":[29,41,52,72,129],"perform":[30],"audio":[31],"or":[32],"image":[33],"compression.":[34],"problem":[36],"with":[37,140],"they":[42],"usually":[43],"have":[44],"to":[45,65,102,118],"work":[46],"high":[49],"radiation":[50],"environment":[51],"affects":[53],"electronic":[54],"components":[55],"distorts":[57],"their":[58],"correct":[59],"functionality.":[60],"Therefore,":[61],"usual":[64],"devise":[66],"alternative":[67],"implementation":[68],"of":[69,77,91,134],"the":[70,75,81,89,111,146],"designs":[71],"can":[73,137],"detect":[74,103],"presence":[76],"errors":[78],"discard":[80],"affected":[82],"samples.":[83],"In":[84,105],"this":[85],"brief,":[86],"we":[87],"explore":[88],"use":[90],"algorithmic-based":[92],"fault":[93],"tolerance":[94],"(ABFT)":[95],"techniques,":[96],"which":[97],"exploit":[98],"certain":[99],"algorithmic":[100],"properties":[101],"errors.":[104],"particular,":[106],"an":[107],"ABFT":[108],"technique":[109],"Arai":[112],"DCT":[113],"proposed":[115],"compared":[117],"standard":[119],"protection":[120],"schemes":[121],"based":[122],"on":[123],"modular":[124],"redundancy.":[125],"Experimental":[126],"results":[127],"show":[128],"important":[130],"savings":[131],"terms":[133],"resource":[135],"overhead":[136],"be":[138],"obtained":[139],"our":[141],"approach":[142],"while":[143],"still":[144],"maintaining":[145],"error":[147],"detection":[148],"rate":[149],"at":[150],"reasonable":[152],"level.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}