{"id":"https://openalex.org/W3005255970","doi":"https://doi.org/10.1109/tvlsi.2020.2967477","title":"Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing","display_name":"Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing","publication_year":2020,"publication_date":"2020-02-05","ids":{"openalex":"https://openalex.org/W3005255970","doi":"https://doi.org/10.1109/tvlsi.2020.2967477","mag":"3005255970"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2967477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2967477","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016284115","display_name":"Shantharam Kalipatnapu","orcid":"https://orcid.org/0000-0001-8457-2214"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shantharam Kalipatnapu","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016284115"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.5282,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.58175092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"28","issue":"5","first_page":"1283","last_page":"1291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8036530613899231},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.71348637342453},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6607487201690674},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6070486307144165},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6044848561286926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.599838137626648},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.595344603061676},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.4866850972175598},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.421394407749176},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42006468772888184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41455695033073425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28457173705101013},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2571547031402588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.243137389421463},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2357054054737091},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1814505159854889},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10367467999458313},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07966375350952148}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8036530613899231},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.71348637342453},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6607487201690674},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6070486307144165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6044848561286926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.599838137626648},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.595344603061676},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.4866850972175598},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.421394407749176},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42006468772888184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41455695033073425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28457173705101013},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2571547031402588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.243137389421463},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2357054054737091},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1814505159854889},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10367467999458313},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07966375350952148}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2967477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2967477","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1991468147","https://openalex.org/W1991971747","https://openalex.org/W2006334021","https://openalex.org/W2018259397","https://openalex.org/W2022355771","https://openalex.org/W2026151704","https://openalex.org/W2028781966","https://openalex.org/W2029919765","https://openalex.org/W2030146193","https://openalex.org/W2042245048","https://openalex.org/W2050834445","https://openalex.org/W2068136251","https://openalex.org/W2071972208","https://openalex.org/W2073406003","https://openalex.org/W2074876225","https://openalex.org/W2078204800","https://openalex.org/W2082029531","https://openalex.org/W2118111480","https://openalex.org/W2122548617","https://openalex.org/W2129131372","https://openalex.org/W2131897897","https://openalex.org/W2138551264","https://openalex.org/W2139692633","https://openalex.org/W2142244720","https://openalex.org/W2145403642","https://openalex.org/W2152231009","https://openalex.org/W2159641549","https://openalex.org/W2289917018","https://openalex.org/W2296616510","https://openalex.org/W2573864534","https://openalex.org/W2790113131","https://openalex.org/W2941145417","https://openalex.org/W2963322354","https://openalex.org/W4250955649"],"related_works":["https://openalex.org/W2109491150","https://openalex.org/W4311224203","https://openalex.org/W4311011851","https://openalex.org/W4234305809","https://openalex.org/W2099244220","https://openalex.org/W2098715125","https://openalex.org/W4220767423","https://openalex.org/W2273899844","https://openalex.org/W1987115001","https://openalex.org/W2105394452"],"abstract_inverted_index":{"Binary":[0,62],"compressed":[1],"sensing":[2],"(BCS),":[3],"in":[4,14,44,53,85],"which":[5],"signals":[6],"of":[7,97,103,113,135,145],"interest":[8],"have":[9,72,82],"binary":[10],"values,":[11],"finds":[12],"applications":[13],"areas":[15],"including":[16],"fault":[17],"detection":[18],"and":[19,55,88,115,137,140,147],"wireless":[20],"sensor":[21],"networks.":[22],"In":[23],"this":[24],"article,":[25],"a":[26,132,142,152],"low-complexity":[27],"VLSI":[28,58,80],"architecture":[29,59],"for":[30,151],"BCS":[31],"based":[32,68],"on":[33,69],"interval":[34],"passing":[35],"algorithm":[36,41],"is":[37,42,60,101],"proposed.":[38,61],"Moreover,":[39,106],"the":[40,98,107,122,126],"modified":[43],"order":[45],"to":[46,121],"reduce":[47],"its":[48,56],"complexity":[49],"without":[50],"significant":[51],"loss":[52],"performance,":[54],"corresponding":[57],"low-density":[63],"parity":[64],"check":[65],"(LDPC)":[66],"matrices":[67],"finite":[70],"geometry":[71],"been":[73,83],"used":[74],"as":[75],"measurement":[76,156],"matrices.":[77],"The":[78,94],"proposed":[79,99,108],"architectures":[81,109],"synthesized":[84],"both":[86],"ASIC":[87,128],"field-programmable":[89],"gate":[90],"array":[91],"(FPGA)":[92],"platforms.":[93],"hardware":[95],"consumption":[96],"designs":[100],"independent":[102],"sparsity":[104],"values.":[105],"offer":[110,141],"high":[111],"frequency":[112,134],"operation":[114],"low":[116],"reconstruction":[117,143],"time":[118,144],"when":[119],"compared":[120],"state-of-the-art":[123],"designs.":[124],"Specifically,":[125],"65-nm":[127],"realization":[129],"operates":[130],"at":[131],"maximum":[133],"500":[136],"666.67":[138],"MHz":[139],"6.3":[146],"4.7":[148],"ns,":[149],"respectively,":[150],"$64\\times":[153],"256$":[154],"deterministic":[155],"matrix.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}