{"id":"https://openalex.org/W3008158728","doi":"https://doi.org/10.1109/tvlsi.2020.2966912","title":"Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization","display_name":"Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization","publication_year":2020,"publication_date":"2020-02-21","ids":{"openalex":"https://openalex.org/W3008158728","doi":"https://doi.org/10.1109/tvlsi.2020.2966912","mag":"3008158728"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2966912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2966912","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039079589","display_name":"Taehyun Kwon","orcid":"https://orcid.org/0000-0003-1860-9845"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taehyun Kwon","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Seoul, South Korea","System LSI Division, Samsung Electronics, Seoul, South Korea","Department of Semiconductor and Display Engineering, Sungkyunkwan University, Seoul, South Korea; System LSI Division, Samsung Electronics, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-1860-9845","affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Seoul, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"System LSI Division, Samsung Electronics, Seoul, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Seoul, South Korea; System LSI Division, Samsung Electronics, Seoul, South Korea","institution_ids":["https://openalex.org/I848706","https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057878975","display_name":"Muhammad Imran","orcid":"https://orcid.org/0000-0002-6246-6143"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Muhammad Imran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul, South Korea","[Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul, South Korea]"],"raw_orcid":"https://orcid.org/0000-0002-6246-6143","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Sungkyunkwan University, Seoul, South Korea]","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, USA","[Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA]"],"raw_orcid":"https://orcid.org/0000-0002-5705-2501","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"[Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA]","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627679","display_name":"Joon-Sung Yang","orcid":"https://orcid.org/0000-0002-1502-5353"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joon-Sung Yang","raw_affiliation_strings":["Department of Systems Semiconductor Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-1502-5353","affiliations":[{"raw_affiliation_string":"Department of Systems Semiconductor Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3122,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.55495702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"28","issue":"5","first_page":"1256","last_page":"1268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8553403615951538},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6898059844970703},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6689968109130859},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5905760526657104},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5895739793777466},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49700668454170227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4913884699344635},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.48774391412734985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48512396216392517},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4648652672767639},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4432367980480194},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.42675453424453735},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.42405977845191956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3368604779243469},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32446029782295227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30773311853408813},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.29775261878967285},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.297584593296051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23231199383735657},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.12566620111465454},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10296222567558289},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07890200614929199}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8553403615951538},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6898059844970703},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6689968109130859},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5905760526657104},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5895739793777466},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49700668454170227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4913884699344635},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.48774391412734985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48512396216392517},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4648652672767639},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4432367980480194},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.42675453424453735},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.42405977845191956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3368604779243469},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32446029782295227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30773311853408813},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.29775261878967285},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.297584593296051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23231199383735657},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12566620111465454},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10296222567558289},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07890200614929199},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2966912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2966912","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1646452257","display_name":null,"funder_award_id":"10080594","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"},{"id":"https://openalex.org/G3783508112","display_name":null,"funder_award_id":"2015R1D1A1A01058856","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G8863001864","display_name":null,"funder_award_id":"NRF-2018R1D1A1B07049842","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1965614659","https://openalex.org/W1970984428","https://openalex.org/W1972190598","https://openalex.org/W1994660004","https://openalex.org/W2018365691","https://openalex.org/W2032024709","https://openalex.org/W2038975678","https://openalex.org/W2041532085","https://openalex.org/W2043165230","https://openalex.org/W2073039296","https://openalex.org/W2078469926","https://openalex.org/W2090500401","https://openalex.org/W2092851441","https://openalex.org/W2108913694","https://openalex.org/W2109820278","https://openalex.org/W2113682107","https://openalex.org/W2114132980","https://openalex.org/W2127652357","https://openalex.org/W2128218350","https://openalex.org/W2137310043","https://openalex.org/W2138444824","https://openalex.org/W2146141391","https://openalex.org/W2146351359","https://openalex.org/W2161314050","https://openalex.org/W2172010755","https://openalex.org/W2177780683","https://openalex.org/W2284954312","https://openalex.org/W2518439725","https://openalex.org/W2607848558","https://openalex.org/W2619517799","https://openalex.org/W2648506901","https://openalex.org/W2790836542","https://openalex.org/W3139757448","https://openalex.org/W3148213726","https://openalex.org/W4231457428","https://openalex.org/W4244551607","https://openalex.org/W4247576025","https://openalex.org/W6673117875"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2474747038","https://openalex.org/W4313332229","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2137310043","https://openalex.org/W2803012234","https://openalex.org/W2069460396"],"abstract_inverted_index":{"Clock":[0],"network":[1,16,28,48,112,195,248],"plays":[2],"the":[3,26,32,68,76,88,94,98,101,117,131,137,147,157,161,164,188,192,218,222],"most":[4,138],"significant":[5],"role":[6],"in":[7,10,42,144,160,209,237,246],"power":[8,23,38,41,81,119,249],"consumption":[9,120],"IC":[11,44],"design.":[12],"Since":[13,183],"a":[14,19,92,109],"clock":[15,27,47,60,72,80,102,111,122,189,194,247],"normally":[17],"has":[18],"high":[20],"switching":[21],"ratio,":[22],"optimization":[24,113,196],"of":[25,31,59,79,100,121],"is":[29,49,172,206,250],"one":[30],"best":[33],"solutions":[34],"to":[35,115,141,174,231],"minimize":[36],"dynamic":[37,118],"and":[39,62,135,180,227,234],"total":[40],"modern":[43],"designs.":[45,243],"The":[46,57,124,244],"synthesized":[50],"based":[51,86,155],"on":[52,87,156,252],"an":[53],"initial":[54,69],"flip-flop":[55,89,95,201],"placement.":[56,70,90],"number":[58],"buffers":[61],"their":[63],"sizes":[64],"are":[65,75,83,150,153],"decided":[66],"by":[67],"Moreover,":[71],"wires,":[73],"which":[74,198],"major":[77],"sources":[78],"consumption,":[82],"also":[84],"constructed":[85],"As":[91],"result,":[93],"placement":[96],"determines":[97],"quality":[99],"network.":[103,123],"In":[104],"this":[105],"article,":[106],"we":[107],"propose":[108],"new":[110],"method":[114,125,220],"reduce":[116,176],"first":[126],"creates":[127],"virtual":[128,158],"tiles":[129,159],"over":[130],"entire":[132],"design":[133],"area":[134],"selects":[136],"effective":[139,148],"columns":[140,149,162],"align":[142],"flip-flops":[143,152],"lines.":[145],"Once":[146],"determined,":[151],"relocated":[154],"considering":[163],"minimum":[165],"moving":[166],"distance.":[167],"By":[168],"aligning":[169],"flip-flops,":[170],"it":[171,184],"possible":[173],"significantly":[175],"both":[177],"wire":[178,181,223,225],"capacitance":[179],"length.":[182],"does":[185],"not":[186],"change":[187],"structure,":[190],"unlike":[191],"conventional":[193],"techniques":[197],"use":[199],"multibit":[200],"or":[202,211],"register":[203],"bank,":[204],"there":[205],"no":[207],"degradation":[208],"timing":[210],"other":[212],"constraints.":[213],"Experimental":[214],"results":[215],"show":[216],"that":[217],"proposed":[219],"reduces":[221],"capacitance,":[224],"length,":[226],"via":[228],"count":[229],"up":[230],"23.2%,":[232],"10.2%,":[233],"16.4%,":[235],"respectively,":[236],"five":[238],"industrial":[239],"intellectual":[240],"property":[241],"(IP)":[242],"reduction":[245],"14.1%":[251],"average.":[253]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}