{"id":"https://openalex.org/W3017491333","doi":"https://doi.org/10.1109/tvlsi.2020.2965772","title":"Optimizing FPGA Logic Block Architectures for Arithmetic","display_name":"Optimizing FPGA Logic Block Architectures for Arithmetic","publication_year":2020,"publication_date":"2020-04-20","ids":{"openalex":"https://openalex.org/W3017491333","doi":"https://doi.org/10.1109/tvlsi.2020.2965772","mag":"3017491333"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2020.2965772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2965772","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086554824","display_name":"Kevin E. Murray","orcid":"https://orcid.org/0000-0002-8151-8359"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kevin E. Murray","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"raw_orcid":"https://orcid.org/0000-0002-8151-8359","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060132254","display_name":"Jason Luu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Luu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Intel Corporation, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Intel Corporation, Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024913276","display_name":"Matthew Walker","orcid":"https://orcid.org/0000-0001-6368-3644"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Matthew J. P. Walker","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Tenstorrent Inc., Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Tenstorrent Inc., Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062429631","display_name":"Conor McCullough","orcid":null},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]},{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Conor McCullough","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","Google, Mountain View, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Google, Mountain View, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100350760","display_name":"Sen Wang","orcid":"https://orcid.org/0000-0003-1537-8834"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sen Wang","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","S. I. Mind Consulting Inc., Calgary, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"S. I. Mind Consulting Inc., Calgary, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075152320","display_name":"Safeen Huda","orcid":"https://orcid.org/0000-0001-8391-0509"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Safeen Huda","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Google, Mountain View, USA"],"raw_orcid":"https://orcid.org/0000-0001-8391-0509","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Google, Mountain View, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081115024","display_name":"Bo Yan","orcid":"https://orcid.org/0000-0003-0256-9682"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bo Yan","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","Wuhan Titan Intelligence Technology Ltd., Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"Wuhan Titan Intelligence Technology Ltd., Wuhan, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074708905","display_name":"Charles Chiasson","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Charles Chiasson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Intel Corporation, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Intel Corporation, Seattle, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I58610484"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067605823","display_name":"Kenneth B. Kent","orcid":"https://orcid.org/0000-0003-2764-823X"},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kenneth B. Kent","raw_affiliation_strings":["Faculty of Computer Science, University of New Brunswick, Fredericton, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2764-823X","affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of New Brunswick, Fredericton, Canada","institution_ids":["https://openalex.org/I106938459"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"raw_orcid":"https://orcid.org/0000-0003-0528-6493","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1104,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.77069804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"6","first_page":"1378","last_page":"1391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8738468885421753},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7294273376464844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6113264560699463},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49514928460121155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4879900813102722},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.41699302196502686},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.41482454538345337},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3200054168701172},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2371826469898224}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8738468885421753},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7294273376464844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6113264560699463},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49514928460121155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4879900813102722},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.41699302196502686},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.41482454538345337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3200054168701172},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2371826469898224},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2020.2965772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2020.2965772","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320307801","display_name":"Texas Instruments","ror":"https://ror.org/03vsmv677"},{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320319980","display_name":"New Brunswick Innovation Foundation","ror":"https://ror.org/02rbgnh75"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1966460368","https://openalex.org/W1973127083","https://openalex.org/W1974233803","https://openalex.org/W1990067642","https://openalex.org/W2005602803","https://openalex.org/W2023146792","https://openalex.org/W2030765577","https://openalex.org/W2049121968","https://openalex.org/W2091943162","https://openalex.org/W2095258817","https://openalex.org/W2103883199","https://openalex.org/W2110452354","https://openalex.org/W2116094656","https://openalex.org/W2120474114","https://openalex.org/W2128649094","https://openalex.org/W2141086131","https://openalex.org/W2142727297","https://openalex.org/W2151791681","https://openalex.org/W2164340799","https://openalex.org/W2762946676","https://openalex.org/W3140847110","https://openalex.org/W4240402958","https://openalex.org/W4244013381","https://openalex.org/W6673286607"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W3196607417","https://openalex.org/W2117300767","https://openalex.org/W2013839957","https://openalex.org/W2510992755","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2024574431","https://openalex.org/W2366554144"],"abstract_inverted_index":{"Hardened":[0],"adder":[1],"and":[2,26,38,52,83,161],"carry":[3,84],"logic":[4,73],"is":[5,177],"widely":[6],"used":[7],"in":[8],"commercial":[9],"field-programmable":[10],"gate":[11],"arrays":[12],"(FPGAs)":[13],"to":[14,179],"improve":[15,107],"the":[16,39,69,87,108,157,180],"efficiency":[17],"of":[18,58,89,95,159,183,195],"arithmetic":[19,106,143,197],"functions.":[20],"There":[21],"are":[22],"many":[23],"design":[24,41],"choices":[25,46],"complexities":[27],"associated":[28],"with":[29,141,164],"such":[30],"hardening,":[31],"including":[32],"circuit":[33],"design,":[34],"FPGA":[35],"architectural":[36],"choices,":[37],"computer-aided":[40],"(CAD)":[42],"flow.":[43],"However,":[44],"these":[45],"have":[47],"not":[48],"been":[49],"studied":[50],"much":[51],"hence":[53],"we":[54],"explore":[55],"a":[56,93],"number":[57],"possibilities.":[59],"We":[60,78,154,167],"also":[61,115,155],"highlight":[62],"front-end":[63],"elaboration":[64],"optimization":[65],"that":[66,80,104,117,169],"helps":[67],"ameliorate":[68],"restrictions":[70],"placed":[71],"on":[72,100],"synthesis":[74],"by":[75,92,111],"hardened":[76,123,142,152,165,184,196,207],"arithmetic.":[77,153,166,185,208],"show":[79,116],"hard":[81],"adders":[82,91,125],"chains":[85],"increase":[86],"performance":[88,110],"simple":[90,122],"factor":[94],"4":[96],"or":[97],"more,":[98],"but":[99],"larger":[101],"benchmark":[102],"designs":[103],"contain":[105],"overall":[109],"15%.":[112],"Our":[113,134],"results":[114],"for":[118],"complete":[119],"application":[120],"circuits":[121],"ripple-carry":[124],"perform":[126],"as":[127,129],"well":[128],"more":[130],"complex":[131],"carry-lookahead":[132],"adders.":[133],"best":[135,188],"non-fracturable":[136],"lookup":[137],"table":[138],"(non-fLUT)":[139],"architecture":[140],"yields":[144],"12%":[145],"better":[146,200],"area-delay":[147,201],"product":[148,202],"than":[149,203],"architectures":[150,190,205],"without":[151,206],"investigate":[156],"impact":[158],"fLUTs":[160,170],"their":[162],"interaction":[163],"find":[168],"offer":[171],"significant":[172],"(12%-15%)":[173],"area":[174],"reduction,":[175],"which":[176,191],"complementary":[178],"delay":[181],"reduction":[182],"Therefore,":[186],"our":[187],"fLUT":[189],"use":[192],"two":[193],"bits":[194],"achieve":[198],"25%":[199],"non-fLUT":[204]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}