{"id":"https://openalex.org/W3001416760","doi":"https://doi.org/10.1109/tvlsi.2019.2956923","title":"SRAM Stability Analysis and Performance\u2013Reliability Tradeoff for Different Cache Configurations","display_name":"SRAM Stability Analysis and Performance\u2013Reliability Tradeoff for Different Cache Configurations","publication_year":2020,"publication_date":"2020-01-21","ids":{"openalex":"https://openalex.org/W3001416760","doi":"https://doi.org/10.1109/tvlsi.2019.2956923","mag":"3001416760"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2956923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2956923","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100422096","display_name":"Rui Zhang","orcid":"https://orcid.org/0000-0002-8273-5769"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rui Zhang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0002-8273-5769","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014655929","display_name":"Taizhi Liu","orcid":"https://orcid.org/0000-0001-5057-4916"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taizhi Liu","raw_affiliation_strings":["Cadence Design Systems, San Jose, USA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0001-5057-4916","affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025591564","display_name":"Kexin Yang","orcid":"https://orcid.org/0000-0002-3630-1003"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kexin Yang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","Synopsys, Mountain View, USA"],"raw_orcid":"https://orcid.org/0000-0002-3630-1003","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Synopsys, Mountain View, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011064659","display_name":"Chang-Chih Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]},{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chang-Chih Chen","raw_affiliation_strings":["Microsoft Corporation, Redmond, USA","School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsoft Corporation, Redmond, USA","institution_ids":["https://openalex.org/I1290206253"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032107826","display_name":"Linda Milor","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linda Milor","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":"https://orcid.org/0000-0002-8244-4793","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100422096"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.8323,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.71947736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"28","issue":"3","first_page":"620","last_page":"633"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7987592220306396},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7331026792526245},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6305224895477295},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.624738335609436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6072611212730408},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4537700414657593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.381542444229126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36419594287872314},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33893516659736633},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18450072407722473},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16558468341827393}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7987592220306396},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7331026792526245},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6305224895477295},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.624738335609436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6072611212730408},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4537700414657593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.381542444229126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36419594287872314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33893516659736633},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18450072407722473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16558468341827393},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2956923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2956923","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1168553288","display_name":null,"funder_award_id":"1700914","funder_id":"https://openalex.org/F4320335353","funder_display_name":"National Science Foundation of Sri Lanka"}],"funders":[{"id":"https://openalex.org/F4320335353","display_name":"National Science Foundation of Sri Lanka","ror":"https://ror.org/010xaa060"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":95,"referenced_works":["https://openalex.org/W1546318334","https://openalex.org/W1577725099","https://openalex.org/W1867437318","https://openalex.org/W1965229716","https://openalex.org/W1966571707","https://openalex.org/W1973454577","https://openalex.org/W1991431227","https://openalex.org/W1997825961","https://openalex.org/W1998654458","https://openalex.org/W2002612140","https://openalex.org/W2009592036","https://openalex.org/W2012697863","https://openalex.org/W2019912636","https://openalex.org/W2020029432","https://openalex.org/W2020404011","https://openalex.org/W2022628721","https://openalex.org/W2029577083","https://openalex.org/W2041343459","https://openalex.org/W2043496087","https://openalex.org/W2051258003","https://openalex.org/W2055173692","https://openalex.org/W2057843388","https://openalex.org/W2065041903","https://openalex.org/W2073613856","https://openalex.org/W2088925784","https://openalex.org/W2094634280","https://openalex.org/W2101308451","https://openalex.org/W2102209270","https://openalex.org/W2104487841","https://openalex.org/W2115016937","https://openalex.org/W2117043376","https://openalex.org/W2120466934","https://openalex.org/W2120802493","https://openalex.org/W2125515938","https://openalex.org/W2127763613","https://openalex.org/W2128721149","https://openalex.org/W2130811814","https://openalex.org/W2138577377","https://openalex.org/W2143285027","https://openalex.org/W2146787584","https://openalex.org/W2147657366","https://openalex.org/W2150424241","https://openalex.org/W2151857680","https://openalex.org/W2153258655","https://openalex.org/W2154047207","https://openalex.org/W2154451732","https://openalex.org/W2155105016","https://openalex.org/W2157732684","https://openalex.org/W2169978593","https://openalex.org/W2171872961","https://openalex.org/W2172037169","https://openalex.org/W2174102096","https://openalex.org/W2379755037","https://openalex.org/W2408959132","https://openalex.org/W2524051560","https://openalex.org/W2542745766","https://openalex.org/W2543171663","https://openalex.org/W2545401637","https://openalex.org/W2549803267","https://openalex.org/W2558474427","https://openalex.org/W2588829989","https://openalex.org/W2604213261","https://openalex.org/W2620611231","https://openalex.org/W2621017693","https://openalex.org/W2621276717","https://openalex.org/W2766575985","https://openalex.org/W2768495718","https://openalex.org/W2771106765","https://openalex.org/W2788656907","https://openalex.org/W2790480006","https://openalex.org/W2799449692","https://openalex.org/W2810688888","https://openalex.org/W2810791347","https://openalex.org/W2890653952","https://openalex.org/W2945363071","https://openalex.org/W3143610959","https://openalex.org/W3144243563","https://openalex.org/W3149249597","https://openalex.org/W3149855342","https://openalex.org/W4235016542","https://openalex.org/W4237900519","https://openalex.org/W4239927061","https://openalex.org/W4240146668","https://openalex.org/W4245661807","https://openalex.org/W4255807648","https://openalex.org/W6639036950","https://openalex.org/W6640183753","https://openalex.org/W6641612266","https://openalex.org/W6648088779","https://openalex.org/W6649741387","https://openalex.org/W6661287525","https://openalex.org/W6675969662","https://openalex.org/W6677500415","https://openalex.org/W6679166291","https://openalex.org/W6819430493"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509"],"abstract_inverted_index":{"Bias":[0],"temperature":[1],"instability":[2],"(BTI),":[3],"hot":[4],"carrier":[5],"injection":[6],"(HCI),":[7],"gate-oxide":[8],"time-dependent":[9],"dielectric":[10],"breakdown":[11],"(GTDDB),":[12],"and":[13,26,81,97,107,133,167],"random":[14,41],"telegraph":[15],"noise":[16],"(RTN)":[17],"degrade":[18],"the":[19,22,27,39,54,74,98,126,138,146,161,175],"stability":[20],"of":[21,46,56,77,131,137,152,171],"deeply":[23],"scaled":[24],"transistors":[25],"overall":[28],"circuit":[29],"reliability.":[30],"These":[31],"front-end":[32],"wearout":[33,118],"mechanisms":[34],"are":[35,51,110,178],"especially":[36],"acute":[37],"in":[38],"static":[40],"access":[42],"memory":[43],"(SRAM)":[44],"cells":[45],"first-level":[47],"(L1)":[48],"caches,":[49],"which":[50,154],"crucial":[52],"for":[53,83,180],"performance":[55,134],"microprocessors":[57],"due":[58,72,89,104],"to":[59,67,73,90,105],"frequent":[60],"accesses.":[61],"This":[62],"article":[63],"presents":[64],"a":[65,142,150],"methodology":[66],"analyze":[68,115,125],"cache":[69,85,92,95,140,181],"reliability":[70,121,129],"degradation":[71],"combined":[75],"effect":[76],"BTI,":[78],"HCI,":[79],"GTDDB,":[80],"RTN":[82],"different":[84],"configurations,":[86],"including":[87],"variations":[88],"associativity,":[91],"line":[93],"size,":[94,96],"error-correcting":[99],"codes":[100],"(ECCs).":[101],"Time-zero":[102],"variability":[103],"process":[106],"environmental":[108],"parameters":[109],"also":[111],"considered.":[112],"First,":[113],"we":[114,124],"how":[116],"each":[117],"mechanism":[119],"affects":[120],"degradation.":[122],"Then":[123],"relationship":[127],"between":[128],"(probability":[130],"failure)":[132],"(hit":[135],"rate)":[136],"L1":[139],"within":[141],"LEON3":[143,147],"microprocessor,":[144],"while":[145],"is":[148],"running":[149],"set":[151],"benchmarks,":[153],"determine":[155],"cell":[156],"array":[157],"activity,":[158],"characterized":[159],"by":[160],"duty":[162],"cycle,":[163],"toggle":[164],"rate,":[165],"temperature,":[166],"supply":[168],"voltage":[169],"distributions":[170],"cells.":[172],"Insights":[173],"on":[174],"performance-reliability":[176],"tradeoff":[177],"provided":[179],"designers.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}