{"id":"https://openalex.org/W2995036598","doi":"https://doi.org/10.1109/tvlsi.2019.2954549","title":"GPU-Based Redundancy Analysis Using Concurrent Evaluation","display_name":"GPU-Based Redundancy Analysis Using Concurrent Evaluation","publication_year":2019,"publication_date":"2019-12-17","ids":{"openalex":"https://openalex.org/W2995036598","doi":"https://doi.org/10.1109/tvlsi.2019.2954549","mag":"2995036598"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2954549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2954549","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041750925","display_name":"Taehyun Kim","orcid":"https://orcid.org/0000-0002-2619-0637"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Tae Hyun Kim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041750925"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.4815,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.63331594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"28","issue":"3","first_page":"805","last_page":"817"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7997103929519653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7205384373664856},{"id":"https://openalex.org/keywords/bitmap","display_name":"Bitmap","score":0.6258466243743896},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5464051365852356},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5210154056549072},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5019340515136719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43506595492362976},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42624977231025696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20147976279258728},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.18592464923858643}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7997103929519653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7205384373664856},{"id":"https://openalex.org/C3115412","wikidata":"https://www.wikidata.org/wiki/Q1194708","display_name":"Bitmap","level":2,"score":0.6258466243743896},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5464051365852356},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5210154056549072},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5019340515136719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43506595492362976},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42624977231025696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20147976279258728},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.18592464923858643},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2954549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2954549","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6310714765","display_name":null,"funder_award_id":"2019R1A2C3011079","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W164384110","https://openalex.org/W1567270582","https://openalex.org/W1762731526","https://openalex.org/W1864199185","https://openalex.org/W1969067576","https://openalex.org/W1984875683","https://openalex.org/W1988388144","https://openalex.org/W1991181433","https://openalex.org/W2038176281","https://openalex.org/W2048621586","https://openalex.org/W2071417872","https://openalex.org/W2097643666","https://openalex.org/W2098987953","https://openalex.org/W2104613728","https://openalex.org/W2108725798","https://openalex.org/W2110902223","https://openalex.org/W2130876076","https://openalex.org/W2133152346","https://openalex.org/W2136323667","https://openalex.org/W2145302308","https://openalex.org/W2155525772","https://openalex.org/W2155640457","https://openalex.org/W2170901118","https://openalex.org/W2522720996","https://openalex.org/W2562062433","https://openalex.org/W2759999593","https://openalex.org/W2762908080","https://openalex.org/W2783723606","https://openalex.org/W2789385241","https://openalex.org/W3203143386","https://openalex.org/W4235914240","https://openalex.org/W4249672558","https://openalex.org/W6679520908","https://openalex.org/W6680005562"],"related_works":["https://openalex.org/W2350456333","https://openalex.org/W2101993108","https://openalex.org/W2356608866","https://openalex.org/W2355840328","https://openalex.org/W1975966184","https://openalex.org/W2364393392","https://openalex.org/W2137246017","https://openalex.org/W2377096008","https://openalex.org/W2169312773","https://openalex.org/W2382962204"],"abstract_inverted_index":{"Redundancy":[0],"analysis":[1],"(RA)":[2],"is":[3,33,69,80,103,125,132,158],"essential":[4],"for":[5],"improving":[6],"memory":[7,13,44,74,100,123],"yield.":[8],"The":[9],"recent":[10],"increase":[11],"in":[12,57,61,95,105],"size":[14],"has":[15],"made":[16],"RA":[17,27,36,68,78,137,143,166],"more":[18],"complicated.":[19,126],"This":[20],"article":[21],"presents":[22],"graphics":[23],"processing":[24],"unit":[25],"(GPU)-based":[26],"using":[28],"concurrent":[29],"evaluation":[30],"(GRACE),":[31],"which":[32],"an":[34],"efficient":[35],"technique.":[37],"In":[38],"GRACE,":[39],"to":[40,116],"perform":[41],"dynamic":[42],"RA,":[43],"faults":[45],"found":[46],"during":[47],"the":[48,58,62,73,77,83,87,120,142,147,150,153,164],"test":[49,64,84],"are":[50,93],"directly":[51],"analyzed":[52],"instead":[53],"of":[54,109,122,149,156,163],"being":[55],"stored":[56],"fault":[59],"bitmap":[60],"automatic":[63],"equipment":[65],"(ATE).":[66],"Therefore,":[67],"performed":[70],"simultaneously":[71,145],"with":[72],"test,":[75],"and":[76],"latency":[79],"eliminated":[81],"after":[82],"time.":[85,110],"Using":[86],"GPU,":[88],"all":[89],"possible":[90],"repair":[91,101,154],"cases":[92],"examined":[94],"parallel;":[96],"thus,":[97],"a":[98,106],"high":[99],"rate":[102,155],"achieved":[104],"short":[107],"period":[108],"Also,":[111],"GRACE":[112,131,157],"can":[113],"be":[114],"applied":[115],"practical":[117],"environments":[118],"where":[119],"structure":[121],"redundancy":[124],"Experimental":[127],"results":[128],"indicate":[129],"that":[130],"faster":[133],"than":[134,161],"other":[135,165],"ATE-based":[136],"methods":[138],"since":[139],"it":[140],"completes":[141],"almost":[144],"at":[146],"end":[148],"test.":[151],"Additionally,":[152],"always":[159],"higher":[160],"those":[162],"methods.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}