{"id":"https://openalex.org/W2986101828","doi":"https://doi.org/10.1109/tvlsi.2019.2950959","title":"Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling","display_name":"Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling","publication_year":2019,"publication_date":"2019-11-15","ids":{"openalex":"https://openalex.org/W2986101828","doi":"https://doi.org/10.1109/tvlsi.2019.2950959","mag":"2986101828"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2950959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2950959","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://scholarbank.nus.edu.sg/handle/10635/183443","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101620795","display_name":"Saurabh Jain","orcid":"https://orcid.org/0000-0002-2724-940X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Saurabh Jain","raw_affiliation_strings":["National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021091015","display_name":"Longyang Lin","orcid":"https://orcid.org/0000-0002-4702-737X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Longyang Lin","raw_affiliation_strings":["National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101620795"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.4826,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66497523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"28","issue":"3","first_page":"777","last_page":"790"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8319664597511292},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6897053718566895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6794472932815552},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6681989431381226},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6326671838760376},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5986825227737427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5379889607429504},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.4919855296611786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4849531948566437},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46274474263191223},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45690977573394775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37513110041618347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19678038358688354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11734867095947266}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8319664597511292},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6897053718566895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6794472932815552},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6681989431381226},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6326671838760376},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5986825227737427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5379889607429504},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4919855296611786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4849531948566437},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46274474263191223},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45690977573394775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37513110041618347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19678038358688354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11734867095947266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2019.2950959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2950959","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/183443","is_oa":true,"landing_page_url":"https://scholarbank.nus.edu.sg/handle/10635/183443","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/183443","is_oa":true,"landing_page_url":"https://scholarbank.nus.edu.sg/handle/10635/183443","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8928973550","display_name":null,"funder_award_id":"MOE2016-T2-2-150","funder_id":"https://openalex.org/F4320320751","funder_display_name":"Ministry of Education - Singapore"}],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320320751","display_name":"Ministry of Education - Singapore","ror":"https://ror.org/01kcva023"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W593092793","https://openalex.org/W1501488688","https://openalex.org/W1518236483","https://openalex.org/W1633471522","https://openalex.org/W1944814515","https://openalex.org/W1972573758","https://openalex.org/W1974982221","https://openalex.org/W1978428997","https://openalex.org/W1991699741","https://openalex.org/W2001609213","https://openalex.org/W2004984689","https://openalex.org/W2008913623","https://openalex.org/W2013129990","https://openalex.org/W2014067650","https://openalex.org/W2018127069","https://openalex.org/W2020816761","https://openalex.org/W2020875745","https://openalex.org/W2020915953","https://openalex.org/W2037921569","https://openalex.org/W2094960953","https://openalex.org/W2099278122","https://openalex.org/W2100955320","https://openalex.org/W2102488630","https://openalex.org/W2128748528","https://openalex.org/W2133079932","https://openalex.org/W2138264974","https://openalex.org/W2139555208","https://openalex.org/W2145594740","https://openalex.org/W2155097923","https://openalex.org/W2166243422","https://openalex.org/W2247378441","https://openalex.org/W2289333215","https://openalex.org/W2294502317","https://openalex.org/W2307626824","https://openalex.org/W2524256285","https://openalex.org/W2580425382","https://openalex.org/W2743095234","https://openalex.org/W2749751536","https://openalex.org/W2769218998","https://openalex.org/W4239323126","https://openalex.org/W4242754029","https://openalex.org/W4245804582","https://openalex.org/W6651605276","https://openalex.org/W6653991970","https://openalex.org/W6655872142","https://openalex.org/W6680811282","https://openalex.org/W6697174721","https://openalex.org/W6698019010","https://openalex.org/W7036114874"],"related_works":["https://openalex.org/W1521892965","https://openalex.org/W2016688446","https://openalex.org/W2123076670","https://openalex.org/W2126475478","https://openalex.org/W2543290882","https://openalex.org/W2586089541","https://openalex.org/W2157878629","https://openalex.org/W2326620043","https://openalex.org/W2024133544","https://openalex.org/W2526357853"],"abstract_inverted_index":{"This":[0],"article":[1],"introduces":[2,59],"a":[3,65,70,84,95,141],"systematic":[4],"methodology":[5,58,74,102,134],"to":[6,13,21,105,112,136,144,155,162],"design":[7,51,85],"microarchitectures":[8,18],"that":[9,40,114],"are":[10,81,115],"reconfigurable":[11,54,71],"down":[12],"the":[14,46,60,88,91,119,132,146,157,165,173],"pipeline":[15],"stage.":[16],"Reconfigurable":[17],"were":[19],"showed":[20],"provide":[22],"significant":[23],"energy":[24,147,158],"improvements":[25],"in":[26],"accelerators":[27],"under":[28],"wide-voltage":[29,150],"scaling.":[30,151],"However,":[31],"prior":[32],"art":[33],"is":[34,103,153],"based":[35],"on":[36,76],"ad":[37],"hoc":[38],"techniques":[39],"limit":[41],"their":[42],"applicability,":[43],"without":[44],"addressing":[45],"challenge":[47],"of":[48,63,90,97,149,175],"enabling":[49],"general":[50],"flows":[52],"for":[53],"microarchitectures.":[55],"The":[56,73,100],"proposed":[57,101,133],"unprecedented":[61],"capability":[62],"translating":[64],"conventional":[66,166],"fixed":[67],"microarchitecture":[68],"into":[69,83],"one.":[72],"relies":[75],"commercial":[77],"EDA":[78],"tools,":[79],"which":[80],"integrated":[82],"flow":[86],"through":[87,172],"manipulation":[89],"gate-level":[92],"netlist":[93],"via":[94],"set":[96],"graph":[98],"algorithms.":[99],"shown":[104,154],"be":[106],"architecture-agnostic,":[107],"fully":[108],"automated,":[109],"and":[110],"applicable":[111],"designs":[113],"either":[116],"developed":[117],"at":[118],"register":[120],"transfer":[121],"level":[122],"(RTL),":[123],"or":[124],"provided":[125],"by":[126,160],"third-party":[127],"soft":[128],"IP":[129],"vendors.":[130],"Ultimately,":[131],"allows":[135],"add":[137],"microarchitectural":[138],"adjustment":[139],"as":[140],"run-time":[142],"knob":[143],"augment":[145],"benefits":[148],"Reconfiguration":[152],"improve":[156],"efficiency":[159],"up":[161],"35%":[163],"beyond":[164],"dynamic":[167],"voltage":[168],"frequency":[169],"scaling":[170],"(DVFS),":[171],"analysis":[174],"various":[176],"test":[177],"vehicles.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}