{"id":"https://openalex.org/W2980368362","doi":"https://doi.org/10.1109/tvlsi.2019.2941967","title":"Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators","display_name":"Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators","publication_year":2019,"publication_date":"2019-10-18","ids":{"openalex":"https://openalex.org/W2980368362","doi":"https://doi.org/10.1109/tvlsi.2019.2941967","mag":"2980368362"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2941967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2941967","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000350088","display_name":"Albert Ciprut","orcid":"https://orcid.org/0000-0002-5668-5913"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Albert Ciprut","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000350088"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47123107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"2","first_page":"414","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5728018879890442},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.5520789623260498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.528424084186554},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4874887466430664},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.43216028809547424},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4119737148284912},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40700238943099976},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4026281237602234},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.336654931306839}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5728018879890442},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.5520789623260498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.528424084186554},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4874887466430664},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.43216028809547424},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4119737148284912},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40700238943099976},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4026281237602234},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.336654931306839}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2941967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2941967","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1718156529","display_name":null,"funder_award_id":"CCF-1526466","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G477413170","display_name":null,"funder_award_id":"CCF-1716091","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7336195774","display_name":null,"funder_award_id":"W911NF-14-C-0089","funder_id":"https://openalex.org/F4320333051","funder_display_name":"Intelligence Advanced Research Projects Activity"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307791","display_name":"Cisco Systems","ror":"https://ror.org/03yt1ez60"},{"id":"https://openalex.org/F4320308258","display_name":"Qualcomm","ror":"https://ror.org/002zrf773"},{"id":"https://openalex.org/F4320326823","display_name":"Intel Collaboration Research Institute for Computational Intelligence","ror":null},{"id":"https://openalex.org/F4320333051","display_name":"Intelligence Advanced Research Projects Activity","ror":"https://ror.org/01v3fsc55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W320448203","https://openalex.org/W2015674476","https://openalex.org/W2054166664","https://openalex.org/W2295663531","https://openalex.org/W2296539640","https://openalex.org/W2343518286","https://openalex.org/W2482450555","https://openalex.org/W2760813205","https://openalex.org/W2769167907","https://openalex.org/W2769693554","https://openalex.org/W2770079565","https://openalex.org/W2770869942","https://openalex.org/W2900413946","https://openalex.org/W2946512309","https://openalex.org/W6611219819","https://openalex.org/W6746233465"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W2149900817","https://openalex.org/W4242885884","https://openalex.org/W4243660620","https://openalex.org/W2127878083","https://openalex.org/W2123869830","https://openalex.org/W1979180831","https://openalex.org/W2101688915","https://openalex.org/W2081840904"],"abstract_inverted_index":{"On-chip":[0],"digital":[1,71],"low-dropout":[2],"(LDO)":[3],"regulators":[4,15],"enable":[5],"fast":[6],"dynamic":[7],"voltage":[8,88,103],"scaling,":[9],"reducing":[10],"power":[11,26,38,92],"consumption.":[12],"Integrating":[13],"these":[14],"into":[16],"a":[17,57,67],"highly":[18],"resistive":[19],"environment":[20],"has":[21],"complicated":[22],"the":[23,30,50,63,76,80,83,91,101,106],"design":[24],"of":[25,33,66,69,75,82],"delivery":[27],"systems.":[28],"With":[29],"increasing":[31],"sensitivity":[32],"complex":[34],"integrated":[35],"systems":[36],"to":[37,42,49,61,86,112],"noise,":[39],"effective":[40],"approaches":[41],"distribute":[43,62],"on-chip":[44,70],"LDOs":[45],"are":[46],"needed":[47],"due":[48],"limited":[51],"metal":[52],"resources.":[53],"In":[54],"this":[55],"article,":[56],"methodology":[58],"is":[59],"proposed":[60,95],"pass":[64,77,96],"gates":[65,78],"system":[68],"LDOs.":[72],"The":[73,94],"distribution":[74,98],"considers":[79],"location":[81],"load":[84,117],"currents":[85],"reduce":[87],"variations":[89,104],"across":[90,105],"grid.":[93],"gate":[97],"topology":[99],"reduces":[100],"maximum":[102],"grid,":[107],"on":[108],"average,":[109],"by":[110],"two":[111],"three":[113],"times":[114],"under":[115],"nonuniform":[116],"distributions.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
