{"id":"https://openalex.org/W2972614379","doi":"https://doi.org/10.1109/tvlsi.2019.2936873","title":"A Semiparallel Full-Adder in IMPLY Logic","display_name":"A Semiparallel Full-Adder in IMPLY Logic","publication_year":2019,"publication_date":"2019-09-11","ids":{"openalex":"https://openalex.org/W2972614379","doi":"https://doi.org/10.1109/tvlsi.2019.2936873","mag":"2972614379"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2936873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2936873","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063322669","display_name":"Shokat Ganjeheizadeh Rohani","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]},{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT","US"],"is_corresponding":true,"raw_author_name":"Shokat Ganjeheizadeh Rohani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts Lowell, Lowell, USA","TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Lowell, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050080301","display_name":"Nima TaheriNejad","orcid":"https://orcid.org/0000-0002-1295-0332"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Nima Taherinejad","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria"],"raw_orcid":"https://orcid.org/0000-0002-1295-0332","affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075635327","display_name":"David Radakovits","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"David Radakovits","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063322669"],"corresponding_institution_ids":["https://openalex.org/I133738476","https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":4.1167,"has_fulltext":false,"cited_by_count":74,"citation_normalized_percentile":{"value":0.9457936,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"28","issue":"1","first_page":"297","last_page":"301"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8688923120498657},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7854770421981812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6608194708824158},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6203952431678772},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6132261157035828},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5984700918197632},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5514522194862366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5162913203239441},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4899141192436218},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48522448539733887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4611319601535797},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2616066336631775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23402026295661926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22074705362319946},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09121182560920715}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8688923120498657},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7854770421981812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6608194708824158},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6203952431678772},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6132261157035828},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5984700918197632},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5514522194862366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5162913203239441},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4899141192436218},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48522448539733887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4611319601535797},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2616066336631775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23402026295661926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22074705362319946},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09121182560920715}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2936873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2936873","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1986623396","https://openalex.org/W1996514271","https://openalex.org/W2025674646","https://openalex.org/W2025754152","https://openalex.org/W2035373681","https://openalex.org/W2036687738","https://openalex.org/W2043274724","https://openalex.org/W2060913058","https://openalex.org/W2061071837","https://openalex.org/W2064756415","https://openalex.org/W2066280488","https://openalex.org/W2072262104","https://openalex.org/W2073273918","https://openalex.org/W2081729575","https://openalex.org/W2085205847","https://openalex.org/W2095983671","https://openalex.org/W2106343578","https://openalex.org/W2107969613","https://openalex.org/W2122148191","https://openalex.org/W2159543793","https://openalex.org/W2407339173","https://openalex.org/W2487935967","https://openalex.org/W2529457757","https://openalex.org/W2542473330","https://openalex.org/W2557703348","https://openalex.org/W2664249309","https://openalex.org/W2738894409","https://openalex.org/W2760545052","https://openalex.org/W2775771159","https://openalex.org/W2809261999","https://openalex.org/W2990351842","https://openalex.org/W6722750911"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W6024065","https://openalex.org/W1980349267","https://openalex.org/W2526300902","https://openalex.org/W24944685","https://openalex.org/W3010731809","https://openalex.org/W659242671","https://openalex.org/W1553855433","https://openalex.org/W2140610743","https://openalex.org/W2766377030"],"abstract_inverted_index":{"Passive":[0],"implementation":[1,44],"of":[2,13,38,45,61],"memristors":[3,23],"has":[4],"led":[5],"to":[6,26,80,91,97],"several":[7,30,52],"innovative":[8],"works":[9],"in":[10,29],"the":[11,39,43,62,98],"field":[12],"electronics.":[14],"Despite":[15],"being":[16],"primarily":[17],"a":[18,70,74],"candidate":[19],"for":[20,73],"memory":[21],"applications,":[22],"have":[24],"proven":[25],"be":[27],"beneficial":[28],"other":[31],"circuits":[32,47],"and":[33],"applications":[34],"as":[35,49],"well.":[36],"One":[37],"use":[40],"cases":[41],"is":[42,59,78],"digital":[46,75],"such":[48],"adders.":[50],"Among":[51],"logic":[53,58],"implementations":[54],"using":[55],"memristors,":[56],"IMPLY":[57],"one":[60],"promising":[63],"candidates.":[64],"In":[65],"this":[66],"brief,":[67],"we":[68],"present":[69],"new":[71],"architecture":[72],"full-adder,":[76],"which":[77],"up":[79,90],"41%":[81],"faster":[82],"than":[83],"existing":[84,99],"IMPLY-based":[85],"serial":[86],"designs":[87],"while":[88],"requiring":[89],"78%":[92],"less":[93],"area":[94],"(memristors)":[95],"compared":[96],"parallel":[100],"design.":[101]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":17},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":15},{"year":2020,"cited_by_count":5}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}