{"id":"https://openalex.org/W2971663163","doi":"https://doi.org/10.1109/tvlsi.2019.2935832","title":"DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy","display_name":"DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy","publication_year":2019,"publication_date":"2019-09-05","ids":{"openalex":"https://openalex.org/W2971663163","doi":"https://doi.org/10.1109/tvlsi.2019.2935832","mag":"2971663163"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2935832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2935832","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091912300","display_name":"Roohollah Yarmand","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Roohollah Yarmand","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering,College of Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering,College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042809860","display_name":"Mehdi Kamal","orcid":"https://orcid.org/0000-0001-7098-6440"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mehdi Kamal","raw_affiliation_strings":["School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran","School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran; School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0001-7098-6440","affiliations":[{"raw_affiliation_string":"School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran","institution_ids":["https://openalex.org/I4210146419"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Computer Science, Institute for Research in Fundamental Sciences, Tehran, Iran; School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033","https://openalex.org/I4210146419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali-Kusha","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","School of Electrical and Computer Engineering,College of Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0001-8614-2007","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering,College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California at Los Angeles, Los Angeles, USA","[Department of Electrical Engineering, University of Southern California at Los Angeles, Los Angeles, CA, USA]"],"raw_orcid":"https://orcid.org/0000-0002-2677-7307","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California at Los Angeles, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Southern California at Los Angeles, Los Angeles, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9138,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.73142461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"28","issue":"1","first_page":"273","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7646225690841675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7363078594207764},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6191737651824951},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5514593124389648},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5198155641555786},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5075942277908325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48724523186683655},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.43119752407073975},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4226440191268921},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4196988344192505},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39547887444496155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35012903809547424},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34254318475723267},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18440276384353638},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1570098102092743}],"concepts":[{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7646225690841675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7363078594207764},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6191737651824951},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5514593124389648},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5198155641555786},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5075942277908325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48724523186683655},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.43119752407073975},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4226440191268921},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4196988344192505},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39547887444496155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35012903809547424},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34254318475723267},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18440276384353638},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1570098102092743},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2935832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2935832","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1526334504","https://openalex.org/W1768994003","https://openalex.org/W1871722508","https://openalex.org/W1973395820","https://openalex.org/W1981893865","https://openalex.org/W1988290377","https://openalex.org/W1988888548","https://openalex.org/W1996431812","https://openalex.org/W2003777196","https://openalex.org/W2014423307","https://openalex.org/W2020217519","https://openalex.org/W2033342648","https://openalex.org/W2034062945","https://openalex.org/W2046531456","https://openalex.org/W2053709612","https://openalex.org/W2057434193","https://openalex.org/W2089872472","https://openalex.org/W2092582556","https://openalex.org/W2097243222","https://openalex.org/W2106484393","https://openalex.org/W2119092821","https://openalex.org/W2119299853","https://openalex.org/W2120353978","https://openalex.org/W2132621842","https://openalex.org/W2138436606","https://openalex.org/W2140219379","https://openalex.org/W2142883190","https://openalex.org/W2159089235","https://openalex.org/W2171894735","https://openalex.org/W2237415205","https://openalex.org/W2342995304","https://openalex.org/W2371314631","https://openalex.org/W2464177207","https://openalex.org/W2497368240","https://openalex.org/W2554131156","https://openalex.org/W2559460803","https://openalex.org/W2565435739","https://openalex.org/W2612832886","https://openalex.org/W2613107232","https://openalex.org/W2742847738","https://openalex.org/W3116537075","https://openalex.org/W3127747279","https://openalex.org/W4210632566","https://openalex.org/W4247892942","https://openalex.org/W4256652509","https://openalex.org/W6638045046","https://openalex.org/W6647363498","https://openalex.org/W6682999341","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2401095501","https://openalex.org/W2362277122","https://openalex.org/W2558276258","https://openalex.org/W2934889147","https://openalex.org/W4293054943","https://openalex.org/W4249130715","https://openalex.org/W2526783553","https://openalex.org/W1971683480","https://openalex.org/W2380172837"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"propose":[4],"a":[5,15,35,70,78,150],"framework":[6,24,109],"for":[7,18,30,110,163,177],"determining":[8],"approximation":[9,73,85],"levels":[10,49],"of":[11,59,68,106,124,129],"approximable":[12],"memories":[13,33,126],"in":[14,34,134],"memory":[16,47,63,72,84,112,132,136],"hierarchy":[17,48,64,137],"executing":[19],"error":[20],"resilient":[21],"applications.":[22],"The":[23,66,87,104],"aims":[25],"at":[26,45,61],"optimizing":[27],"the":[28,57,92,98,107,130,135,158,178,182],"configuration":[29,74,89],"employing":[31],"approximate":[32,125],"computing":[36],"system.":[37],"It":[38],"is":[39,75,102,118,161],"based":[40],"on":[41],"considering":[42,81],"data":[43],"footprints":[44],"different":[46,115,139],"and":[50,172,181],"an":[51],"expected":[52,99],"output":[53,100,140],"quality":[54,101],"to":[55,91,153,170],"determine":[56],"amount":[58],"approximations":[60],"each":[62],"level.":[65],"problem":[67],"finding":[69],"suitable":[71],"performed":[76,162],"using":[77],"branch-and-bound":[79],"algorithm":[80],"all":[82],"possible":[83],"arrangements.":[86],"best":[88],"leading":[90],"lowest":[93],"power":[94,174],"consumption":[95,175],"when":[96],"meeting":[97],"selected.":[103],"efficacy":[105],"proposed":[108],"two":[111],"hierarchies":[113],"with":[114,127,146],"cache":[116,180],"topologies":[117],"evaluated":[119],"by":[120],"comparing":[121],"energy":[122],"consumptions":[123],"those":[128],"exact":[131],"units":[133],"under":[138],"accuracy":[141],"level":[142],"targets.":[143],"For":[144],"example,":[145],"28":[147],"dB":[148],"as":[149],"peak":[151],"signal":[152],"noise":[154],"ratio":[155],"(PSNR)":[156],"constraint,":[157],"study,":[159],"which":[160],"four":[164],"image":[165],"processing":[166],"applications,":[167],"indicates":[168],"up":[169],"54%":[171],"22%":[173],"improvements":[176],"SRAM":[179],"DRAM":[183],"memory,":[184],"respectively.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}