{"id":"https://openalex.org/W2973051097","doi":"https://doi.org/10.1109/tvlsi.2019.2932268","title":"Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances","display_name":"Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances","publication_year":2019,"publication_date":"2019-09-13","ids":{"openalex":"https://openalex.org/W2973051097","doi":"https://doi.org/10.1109/tvlsi.2019.2932268","mag":"2973051097"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2932268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2932268","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001685886","display_name":"Yuhua Liang","orcid":"https://orcid.org/0000-0003-1240-2878"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhua Liang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":"https://orcid.org/0000-0003-1240-2878","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100764674","display_name":"Xueqing Li","orcid":"https://orcid.org/0000-0002-8051-3345"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-8051-3345","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044276472","display_name":"Sumeet Kumar Gupta","orcid":"https://orcid.org/0000-0001-5609-9722"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumeet Kumar Gupta","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Pennsylvania State University, University Park, USA"],"raw_orcid":"https://orcid.org/0000-0001-5609-9722","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Pennsylvania State University, University Park, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036105393","display_name":"Suman Datta","orcid":"https://orcid.org/0000-0001-6044-5173"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suman Datta","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, USA"],"raw_orcid":"https://orcid.org/0000-0001-6044-5173","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101919131","display_name":"Vijaykrishnan Narayanan","orcid":"https://orcid.org/0000-0001-6266-6068"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijaykrishnan Narayanan","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Pennsylvania State University, University Park, USA"],"raw_orcid":"https://orcid.org/0000-0001-6266-6068","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Pennsylvania State University, University Park, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.853,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.94150569,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"27","issue":"12","first_page":"2855","last_page":"2860"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6864607930183411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6594158411026001},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5641441941261292},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.554246187210083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5154996514320374},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4954715967178345},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4480319023132324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4367262125015259},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.43616771697998047},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4286736249923706},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4251979887485504},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37614521384239197},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30492162704467773},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09065589308738708}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6864607930183411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6594158411026001},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5641441941261292},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.554246187210083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5154996514320374},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4954715967178345},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4480319023132324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4367262125015259},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.43616771697998047},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4286736249923706},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4251979887485504},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37614521384239197},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30492162704467773},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09065589308738708},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2932268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2932268","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1039222394","display_name":null,"funder_award_id":"61604111","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1600828361","display_name":null,"funder_award_id":"61874066","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3088960164","display_name":null,"funder_award_id":"61720106013","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5825845640","display_name":null,"funder_award_id":"JBX171104","funder_id":"https://openalex.org/F4320321392","funder_display_name":"Northwestern Polytechnical University"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321392","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86"},{"id":"https://openalex.org/F4320327539","display_name":"Beijing Innovation Center for Future Chip","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1532001878","https://openalex.org/W1969925016","https://openalex.org/W2172010302","https://openalex.org/W2342750693","https://openalex.org/W2406842041","https://openalex.org/W2407647853","https://openalex.org/W2467122692","https://openalex.org/W2515432102","https://openalex.org/W2518088509","https://openalex.org/W2620977911","https://openalex.org/W2622875686","https://openalex.org/W2730326864","https://openalex.org/W2730425383","https://openalex.org/W2753426104","https://openalex.org/W2763159958","https://openalex.org/W2772200284","https://openalex.org/W2783238219","https://openalex.org/W2791159874","https://openalex.org/W2791309864","https://openalex.org/W2792488046","https://openalex.org/W2793321020","https://openalex.org/W2795846192","https://openalex.org/W2801898480","https://openalex.org/W2883878442","https://openalex.org/W2899068745","https://openalex.org/W6726321415"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W1972415042","https://openalex.org/W4366783034","https://openalex.org/W2005410346","https://openalex.org/W3004219868","https://openalex.org/W4313221225","https://openalex.org/W2354856110","https://openalex.org/W2364580895","https://openalex.org/W294789908","https://openalex.org/W4255970378"],"abstract_inverted_index":{"Negative-capacitance":[0],"FETs":[1],"(NCFETs)":[2],"are":[3,97,146],"a":[4,85,91,144],"promising":[5],"candidate":[6],"for":[7,23,48,114],"low-power":[8,25],"circuits":[9],"with":[10,31,61],"intrinsic":[11],"features,":[12],"e.g.,":[13],"the":[14,57,115,129],"steep":[15],"switching":[16],"slope.":[17],"Prior":[18],"works":[19],"have":[20],"shown":[21],"potential":[22],"enabling":[24],"digital":[26],"logic":[27],"and":[28,65,77,83,90,103,111,120,132,143],"memory":[29],"design":[30,59,141],"NCFETs.":[32,137],"Yet,":[33],"it":[34],"is":[35,125],"still":[36],"not":[37],"quite":[38],"clear":[39],"how":[40],"to":[41],"harness":[42],"these":[43],"new":[44,62],"features":[45],"of":[46,136],"NCFETs":[47],"analog":[49,70],"functionalities.":[50],"This":[51],"article":[52],"provides":[53],"more":[54],"insights":[55],"into":[56],"circuit":[58],"space":[60],"device":[63],"characteristics":[64],"investigates":[66],"its":[67],"deployment":[68],"in":[69,101,148],"circuits,":[71],"specifically,":[72],"time-domain":[73],"analog-to-digital":[74],"converters":[75],"(ADCs)":[76],"phase-locked":[78],"loops":[79],"(PLLs).":[80],"We":[81],"propose":[82],"optimize":[84],"novel":[86],"digital-based":[87],"clocked":[88,118],"comparator":[89,119],"capacitor-based":[92],"voltage-to-time":[93],"converter":[94],"(VTC),":[95],"which":[96],"essential":[98],"building":[99],"blocks":[100],"ADCs":[102],"PLLs.":[104],"Evaluation":[105],"results":[106],"show":[107],"beyond-FinFET":[108],"comparison":[109],"speed":[110],"enhanced":[112],"linearity":[113],"proposed":[116],"NCFET-based":[117],"VTC,":[121],"respectively.":[122],"Such":[123],"improvement":[124],"achieved":[126],"by":[127],"exploiting":[128],"steeper":[130],"slope":[131],"increased":[133],"output":[134],"impedance":[135],"More":[138],"details":[139,142],"on":[140],"discussion":[145],"provided":[147],"this":[149],"article.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":15},{"year":2021,"cited_by_count":14},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}