{"id":"https://openalex.org/W2966452659","doi":"https://doi.org/10.1109/tvlsi.2019.2926788","title":"Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications","display_name":"Resource Efficient Metering Scheme for Protecting SoC FPGA Device and IPs in IoT Applications","publication_year":2019,"publication_date":"2019-07-29","ids":{"openalex":"https://openalex.org/W2966452659","doi":"https://doi.org/10.1109/tvlsi.2019.2926788","mag":"2966452659"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2926788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2926788","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054114995","display_name":"J. Kokila","orcid":"https://orcid.org/0000-0003-3752-3895"},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Kokila","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Tiruchirappalli, Tiruchirappalli, India"],"raw_orcid":"https://orcid.org/0000-0003-3752-3895","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Tiruchirappalli, Tiruchirappalli, India","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"middle","author":{"id":null,"display_name":"N. Ramasubramanian","orcid":null},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Ramasubramanian","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Tiruchirappalli, Tiruchirappalli, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Tiruchirappalli, Tiruchirappalli, India","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039853191","display_name":"Nagi G. Naganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagi Naganathan","raw_affiliation_strings":["Broadcom Limited, Allentown, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Limited, Allentown, PA, USA","institution_ids":["https://openalex.org/I4210127325"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6759,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83563279,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"27","issue":"10","first_page":"2284","last_page":"2295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.674267053604126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6710968017578125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6112561821937561},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43594256043434143},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.370763897895813},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.33159029483795166}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.674267053604126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6710968017578125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6112561821937561},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43594256043434143},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.370763897895813},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.33159029483795166}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2926788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2926788","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/8"}],"awards":[{"id":"https://openalex.org/G5906543668","display_name":null,"funder_award_id":"VISPHD-MEITY-1699","funder_id":"https://openalex.org/F4320321071","funder_display_name":"Department of Electronics and Information Technology, Ministry of Communications and Information Technology"}],"funders":[{"id":"https://openalex.org/F4320321071","display_name":"Department of Electronics and Information Technology, Ministry of Communications and Information Technology","ror":"https://ror.org/02z31cn83"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W84851155","https://openalex.org/W99725552","https://openalex.org/W136869864","https://openalex.org/W1497117049","https://openalex.org/W1532483809","https://openalex.org/W1841311368","https://openalex.org/W1971320317","https://openalex.org/W1976514833","https://openalex.org/W1978567019","https://openalex.org/W1993489119","https://openalex.org/W2021576770","https://openalex.org/W2032972350","https://openalex.org/W2044389004","https://openalex.org/W2047667198","https://openalex.org/W2057519660","https://openalex.org/W2070402310","https://openalex.org/W2083907150","https://openalex.org/W2088455835","https://openalex.org/W2098644335","https://openalex.org/W2104771751","https://openalex.org/W2116374153","https://openalex.org/W2120270451","https://openalex.org/W2126279347","https://openalex.org/W2134047447","https://openalex.org/W2181989096","https://openalex.org/W2212935568","https://openalex.org/W2399463525","https://openalex.org/W2504507846","https://openalex.org/W2508317201","https://openalex.org/W2530364902","https://openalex.org/W2575159891","https://openalex.org/W2579318272","https://openalex.org/W2613748018","https://openalex.org/W2626160579","https://openalex.org/W2760130188","https://openalex.org/W2761686942","https://openalex.org/W2765739766","https://openalex.org/W2791969307","https://openalex.org/W2792654687","https://openalex.org/W2806833247","https://openalex.org/W2891953071","https://openalex.org/W2934526727","https://openalex.org/W4236373173","https://openalex.org/W6603477712","https://openalex.org/W6604167980","https://openalex.org/W6638618506","https://openalex.org/W6688699406","https://openalex.org/W6724906890","https://openalex.org/W6751826808"],"related_works":["https://openalex.org/W2363944576","https://openalex.org/W1996242078","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2142443274","https://openalex.org/W13556768"],"abstract_inverted_index":{"Due":[0],"to":[1,40,45,56,62,115,170],"the":[2,7,14,19,27,30,42,47,64,120,136,151,172],"fact":[3],"that":[4,135],"most":[5],"of":[6,29,122,159],"functions":[8],"in":[9,25,38,70,126,167],"SoC":[10,73,128],"are":[11,142],"handled":[12],"by":[13],"intellectual":[15],"property":[16],"(IP)":[17],"blocks,":[18],"CPU":[20],"plays":[21],"a":[22,58,71,90,93],"minimum":[23],"role":[24],"scheduling":[26],"functionality":[28],"IP":[31,34,68,153],"blocks":[32],"wherever":[33],"reuse":[35],"is":[36,165,177],"vital":[37],"order":[39],"increase":[41],"performance":[43],"and":[44,51,75,79,84,99,109,118,139,144,149,174,176],"reduce":[46],"resource":[48,137],"utilization,":[49],"cost,":[50],"power.":[52],"This":[53],"paper":[54],"aims":[55],"propose":[57],"hardware-based":[59],"metering":[60,87],"scheme":[61,164],"execute":[63],"preferred":[65],"typing":[66],"mistake":[67],"(IPs)":[69],"specific":[72],"FPGA":[74,129],"protect":[76],"both":[77],"device":[78],"IPs":[80,125,175],"from":[81],"cloning,":[82],"misuse,":[83],"attacks.":[85],"The":[86,107,131,162],"service":[88,154],"emphasizes":[89],"license":[91],"using":[92],"hybrid":[94],"physical":[95],"unclonable":[96],"function":[97],"(PUF)":[98],"finite-state":[100],"machine":[101],"(FSM),":[102],"which":[103],"hold":[104],"considerable":[105],"advantages.":[106],"enrolment":[108],"activation":[110],"protocol":[111],"has":[112],"been":[113],"used":[114],"authenticate,":[116],"control,":[117],"monitor":[119],"Internet":[121],"Things":[123],"(IoT)":[124],"an":[127,156],"device.":[130],"experimental":[132],"results":[133],"show":[134],"utilization":[138],"power":[140],"consumption":[141],"8%":[143],"1%,":[145],"respectively,":[146],"for":[147],"activating":[148],"executing":[150],"IoT":[152],"with":[155,180],"average":[157],"delay":[158],"6.6":[160],"s.":[161],"proposed":[163],"implemented":[166],"28-nm":[168],"FPGAs":[169],"secure":[171],"chip":[173],"also":[178],"compared":[179],"recent":[181],"schemes.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}